Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
MB

Mark Bohr — 164 Patents

Intel: 163 patents #85 of 30,777Top 1%
DPDaedalus Prime: 1 patents #13 of 21Top 65%
Beaverton, OR: #15 of 3,140 inventorsTop 1%
Oregon: #84 of 28,073 inventorsTop 1%
Overall (All Time): #5,159 of 4,157,543Top 1%
164 Patents All Time
Mark Bohr has been granted 164 US patents while listed as an inventor at Intel. The first was granted in 1981 and the most recent in July 2025. Mark Bohr ranks #5,159 of 4,157,543 US inventors in our database (top 0.12%). Patent records list Mark Bohr in Beaverton, OR, US.

Issued Patents All Time

Showing 1–25 of 164 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
12355002 Hyperchip Wilfred Gomes, Rajesh Kumar, Pooya Tadayon, Doug B. Ingerly 2025-07-08
12288821 Semiconductor device having tipless epitaxial source/drain regions 2025-04-29
12278144 Gate contact structure over active gate and method to fabricate same Abhijit Jayant Pethe, Tahir Ghani, Clair Webb, Harry Gomez, Annalisa Cappellani 2025-04-15
12266571 Self-aligned contacts Tahir Ghani, Nadia M. Rahhal-Orabi, Subhash M. Joshi, Joseph M. Steigerwald, Jason W. Klaus +2 more 2025-04-01
12171090 Uniform layouts for SRAM and register file bit cells Zheng Guo, Clifford L. Ong, Eric A. Karl 2024-12-17 $33,648,000
12159901 Gate-all-around integrated circuit structures having source or drain structures with epitaxial nubs Cory Bomberger, Anand S. Murthy, Tahir Ghani, Biswajeet Guha 2024-12-03 $28,395,000
12100705 Deep trench via for three-dimensional integrated circuit Yih Wang, Rishabh Mehandru, Mauro J. Kobrinsky, Tahir Ghani, Marni Nabors 2024-09-24 $33,787,000
12074138 Hyperchip Wilfred Gomes, Rajesh Kumar, Pooya Tadayon, Doug B. Ingerly 2024-08-27 $26,513,000
12067338 Multi version library cell handling and integrated circuit structures fabricated therefrom Ranjith Kumar, Quan Shi, Andrew W. Yeoh, Sourav Chakravarty, Barbara A. Chappell +1 more 2024-08-20 $20,163,000
11996362 Integrated circuit device with crenellated metal trace layout Patrick Morrow, Mauro J. Kobrinsky, Tahir Ghani, Rishabh Mehandru, Ranjith Kumar 2024-05-28 $30,739,000
11984430 Hyperchip Wilfred Gomes, Rajesh Kumar, Pooya Tadayon, Doug B. Ingerly 2024-05-14 $33,809,000
11978727 Package on active silicon semiconductor packages Wilfred Gomes, Sanka Ganesan, Doug B. Ingerly, Robert L. Sankman, Debendra Mallik 2024-05-07 $26,756,000
11894359 Distributed semiconductor die and package architecture Wilfred Gomes, Rajesh Kumar, Robert L. Sankman, Ravindranath V. Mahajan, Wesley McCullough 2024-02-06 $35,892,000
11887891 Self-aligned contacts Tahir Ghani, Nadia M. Rahhal-Orabi, Subhash M. Joshi, Joseph M. Steigerwald, Jason W. Klaus +2 more 2024-01-30 $30,721,000
11881452 Device layer interconnects Mauro J. Kobrinsky, Marni Nabors 2024-01-23 $52,361,000
11830829 Device, system and method for providing inductor structures Wilfred Gomes, Doug B. Ingerly, Rajesh Kumar, Harish Krishnamurthy, Nachiket Desai 2023-11-28 $31,872,000
11824041 Hyperchip Wilfred Gomes, Rajesh Kumar, Pooya Tadayon, Doug B. Ingerly 2023-11-21 $28,968,000
11749663 Device, method and system for providing a stacked arrangement of integrated circuit dies Wilfred Gomes, Glenn J. Hinton, Rajesh Kumar 2023-09-05 $19,899,000
11737253 Uniform layouts for SRAM and register file bit cells Zheng Guo, Clifford L. Ong, Eric A. Karl 2023-08-22 $16,803,000
11652107 Substrate-less FinFET diode architectures with backside metal contact and subfin regions Nicholas A. Thomson, Ayan Kar, Kalyan C. Kolluru, Nathan Jack, Rui Ma +2 more 2023-05-16 $11,130,000
11652060 Die interconnection scheme for providing a high yielding process for high performance microprocessors Wilfred Gomes, Rajabali M. Koduri, Leonard NEIBERG, Altug Koker, Swaminathan Sivakumar 2023-05-16 $11,130,000
11616015 Integrated circuit device with back-side interconnection to deep source/drain semiconductor Patrick Morrow, Mauro J. Kobrinsky, Tahir Ghani, Rishabh Mehandru 2023-03-28 $20,940,000
11600524 Self-aligned contacts Tahir Ghani, Nadia M. Rahhal-Orabi, Subhash M. Joshi, Joseph M. Steigerwald, Jason W. Klaus +2 more 2023-03-07 $16,825,000
11563081 Self-aligned gate edge and local interconnect Milton Clair Webb, Tahir Ghani, Szuya S. Liao 2023-01-24
11522048 Gate-all-around integrated circuit structures having source or drain structures with epitaxial nubs Cory Bomberger, Anand S. Murthy, Tahir Ghani, Biswajeet Guha 2022-12-06 $14,727,000