Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Die interconnection scheme for providing a high yielding process for high performance microprocessors

Die interconnection scheme for providing a high yielding process for high performance microprocessors

US Patent 11652060 · Granted May 16, 2023

Estimated economic value: $11,130,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit interconnect structures with a metal chalcogenide liner2025
Package architecture of photonic system with vertically stacked dies having plan2025
Package architecture of scalable compute wall having compute bricks with vertica2025
Performing distributed processing using distributed memory2025
Performing distributed processing using distributed memory2025
Graphics processing unit processing and caching improvements2025
Embedded dynamic random-access memory (eDRAM) to operate based on data access ch2025
Embedded dynamic random-access memory (eDRAM) to operate based on data access ch2025
Unified stateless compression system for universally consumable compression2025
Integrated planar transistors and memory cell array architectures2025
Three-dimensional nanoribbon-based hysteretic memory2025
Integrated circuit devices with angled transistors formed based on angled wafers2025