| 11620134 |
Constrained carries on speculative counters |
Dan Buerkle, Maria Lorena Pesantez, David Henry Wilde |
2023-04-04 |
| 11138050 |
Operation of a multi-slice processor implementing a hardware level transfer of an execution thread |
Brian D. Barrick, Marcy E. Byers, Sundeep Chadha, Cliff Kucharski, Dung Q. Nguyen +2 more |
2021-10-05 |
| 10996995 |
Saving and restoring a transaction memory state |
Steven J. Battle, Dung Q. Nguyen, Hung Q. Le, Brian W. Thompto, Susan E. Eisen |
2021-05-04 |
| 10387154 |
Thread migration using a microcode engine of a multi-slice processor |
Marcy E. Byers, Steven R. Carlough, Paul M. Kennedy, Albert J. Van Norstrand, Jr., Phillip G. Williams |
2019-08-20 |
| 10318356 |
Operation of a multi-slice processor implementing a hardware level transfer of an execution thread |
Brian D. Barrick, Marcy E. Byers, Sundeep Chadha, Cliff Kucharski, Dung Q. Nguyen +2 more |
2019-06-11 |
| 10223196 |
ECC scrubbing method in a multi-slice microprocessor |
Brian D. Barrick, Maarten J. Boersma, Marcy E. Byers, Sundeep Chadha, Jentje Leenstra +2 more |
2019-03-05 |
| 9928128 |
In-pipe error scrubbing within a processor core |
Brian D. Barrick, Marcy E. Byers, Sundeep Chadha, Niels Fricke, Dung Q. Nguyen +1 more |
2018-03-27 |
| 9846614 |
ECC scrubbing in a multi-slice microprocessor |
Brian D. Barrick, Maarten J. Boersma, Marcy E. Byers, Sundeep Chadha, Jentje Leenstra +2 more |
2017-12-19 |
| 9110708 |
Region-weighted accounting of multi-threaded processor core according to dispatch state |
Michael J. Genden, Steven B. Herndon, Philip L. Vitale |
2015-08-18 |
| 9015449 |
Region-weighted accounting of multi-threaded processor core according to dispatch state |
Michael J. Genden, Steven B. Herndon, Philip L. Vitale |
2015-04-21 |
| 8489863 |
Processor including age tracking of issue queue instructions |
Mary D. Brown, Jeffrey C. Brownscheidle, Robert A. Cordes, Maureen A. Delaney, Jafar Nahidi +2 more |
2013-07-16 |
| 8418180 |
Thread priority method for ensuring processing fairness in simultaneous multi-threading microprocessors |
Hung Q. Le, Dung Q. Nguyen, Balaram Sinharoy, Brian W. Thompto, Raymond Cheung Yeung |
2013-04-09 |
| 8380964 |
Processor including age tracking of issue queue instructions |
Mary D. Brown, Jeffrey C. Brownscheidle, Robert A. Cordes, Maureen A. Delaney, Jafar Nahidi +2 more |
2013-02-19 |
| 8108655 |
Selecting fixed-point instructions to issue on load-store unit |
Christopher M. Abernathy, Mary D. Brown, William E. Burky, Robert A. Cordes, Hung Q. Le +2 more |
2012-01-31 |
| 8103852 |
Information handling system including a processor with a bifurcated issue queue |
Mary D. Brown, William E. Burky, Todd A. Venton |
2012-01-24 |
| 7779234 |
System and method for implementing a hardware-supported thread assist under load lookahead mechanism for a microprocessor |
Hung Q. Le, Dung Q. Nguyen, Wolfram Sauer, Benjamin W. Stolt, Michael Thomas Vaden |
2010-08-17 |
| 7631308 |
Thread priority method for ensuring processing fairness in simultaneous multi-threading microprocessors |
Hung Q. Le, Dung Q. Nguyen, Balaram Sinharoy, Brian W. Thompto, Raymond Cheung Yeung |
2009-12-08 |
| 7620801 |
Methods to randomly or pseudo-randomly, without bias, select instruction for performance analysis in a microprocessor |
Michael Stephen Floyd, Alexander Erik Mericas, Robert Dominick Mirabella, Dung Q. Nguyen, Philip L. Vitale |
2009-11-17 |
| 7478276 |
Method for checkpointing instruction groups with out-of-order floating point instructions in a multi-threaded processor |
Hung Q. Le, Michael J. Mack, Jafar Nahidi, Dung Q. Nguyen, Jose Angel Paredes +2 more |
2009-01-13 |
| 7254697 |
Method and apparatus for dynamic modification of microprocessor instruction group at dispatch |
Hung Q. Le, Jafar Nahidi, Dung Q. Nguyen, Brian W. Thompto |
2007-08-07 |
| 6415402 |
Programmable timing circuit for testing the cycle time of functional circuits on an integrated circuit chip |
George A. Fax, Robert G. Iseminger |
2002-07-02 |
| 6219813 |
Programmable timing circuit for testing the cycle time of functional circuits on an integrated circuit chip |
George A. Fax, Robert G. Iseminger |
2001-04-17 |
| 5809525 |
Multi-level computer cache system providing plural cache controllers associated with memory address ranges and having cache directories |
Charles Embrey Carmack, Jr., Patrick Gallagher, Stefan P. Jackowski, Gregory R. Klouda, Robert Siegl |
1998-09-15 |
| 5539875 |
Error windowing for storage subsystem recovery |
Mark Louis Ciacelli, Patrick Gallagher, Stefan P. Jackowski, Gregory R. Klouda, Robert Siegl |
1996-07-23 |
| 5539895 |
Hierarchical computer cache system |
Charles Embrey Carmack, Jr., Patrick Gallagher, Stefan P. Jackowski, Gregory R. Klouda, Robert Siegl |
1996-07-23 |
