{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Intel", "item": "https://www.patentleaderboard.com/company/intel"}, {"@type": "ListItem", "position": 3, "name": "Elliot N. Tan", "item": "https://www.patentleaderboard.com/inventor/fl:el_ln:tan-2"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
ET

Elliot N. Tan — 34 Patents

Intel: 34 patents #1,056 of 30,777Top 4%
Portland, OR: #543 of 9,213 inventorsTop 6%
Oregon: #1,136 of 28,073 inventorsTop 5%
Overall (All Time): #100,737 of 4,157,543Top 3%
34 Patents All Time
Elliot N. Tan has been granted 34 US patents while listed as an inventor at Intel. The first was granted in 2011 and the most recent in October 2025. Elliot N. Tan ranks #100,737 of 4,157,543 US inventors in our database (top 2.4%). Patent records list Elliot N. Tan in Portland, OR, US.

Patents per Year

Patents granted per year, 2011 to 2025Bar chart with a peak of 6 patents in 2021.peak 62011: 1 patents20112012: 1 patents2014: 1 patents20142016: 1 patents2017: 3 patents20172019: 4 patents2020: 2 patents20202021: 6 patents2022: 1 patents20222023: 3 patents2024: 6 patents20242025: 5 patents2025

Issued Patents All Time

Showing 1–25 of 34 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
12446208 Multilevel wordline assembly for embedded DRAM Juan G. Alzate-Vinasco, Travis W. Lajoie, Kimberly Pierce, Shem Ogadhoh, Abhishek Sharma +3 more 2025-10-14
12382721 Integrated circuit structures having cut metal gates with dielectric spacer fill Leonard P. GULER, Chanaka D. Munasinghe, Makram ABD EL QADER, Marie T. Conte, Saurabh Morarka +5 more 2025-08-05
12278204 Pattern decomposition lithography techniques Charles H. Wallace, Hossam A. Abdallah, Swaminathan Sivakumar, Oleg Golonzka, Robert M. Bigwood 2025-04-15
12249541 Vertical edge blocking (VEB) technique for increasing patterning process margin Leonard P. GULER, Chul-Hyun Lim, Paul A. Nyhus, Charles H. Wallace 2025-03-11
12218052 Advanced lithography and self-assembled devices Richard E. Schenker, Robert L. Bristol, Kevin Lin, Florian Gstrein, James M. Blackwell +6 more 2025-02-04
12148734 Transistors, memory cells, and arrangements thereof Sarah Atanasov, Abhishek A. Sharma, Bernhard Sell, Chieh-Jen Ku, Hui Jae Yoo +4 more 2024-11-19 $25,575,000
12150297 Thin film transistors having a backside channel contact for high density memory Noriyuki Sato, Sarah Atanasov, Abhishek A. Sharma, Bernhard Sell, Chieh-Jen Ku +6 more 2024-11-19 $25,575,000
12114479 Three-dimensional memory arrays with layer selector transistors Wilfred Gomes, Mauro J. Kobrinsky, Abhishek A. Sharma, Rajesh Kumar, Kinyip Phoa +2 more 2024-10-08 $19,971,000
12080781 Fabrication of thin film fin transistor structure Noriyuki Sato, Sarah Atanasov, Abhishek A. Sharma, Bernhard Sell, Chieh-Jen Ku +6 more 2024-09-03 $14,017,000
11950407 Memory architecture with shared bitline at back-end-of-line Juan G. Alzate Vinasco, Travis W. Lajoie, Abhishek A. Sharma, Kimberly Pierce, Yu-Jin Chen +3 more 2024-04-02 $34,819,000
11888043 Contact over active gate structures with conductive gate taps for advanced integrated circuit structure fabrication 2024-01-30 $30,721,000
11854787 Advanced lithography and self-assembled devices Richard E. Schenker, Robert L. Bristol, Kevin Lin, Florian Gstrein, James M. Blackwell +6 more 2023-12-26 $39,948,000
11594448 Vertical edge blocking (VEB) technique for increasing patterning process margin Leonard P. GULER, Chul-Hyun Lim, Paul A. Nyhus, Charles H. Wallace 2023-02-28 $10,430,000
11581412 Contact over active gate structures with conductive gate taps for advanced integrated circuit structure fabrication 2023-02-14 $12,790,000
11373950 Advanced lithography and self-assembled devices Richard E. Schenker, Robert L. Bristol, Kevin Lin, Florian Gstrein, James M. Blackwell +6 more 2022-06-28 $15,065,000
11189614 Process etch with reduced loading effect Leonard P. GULER 2021-11-30 $30,212,000
11139300 Three-dimensional memory arrays with layer selector transistors Wilfred Gomes, Mauro J. Kobrinsky, Abhishek A. Sharma, Rajesh Kumar, Kinyip Phoa +2 more 2021-10-05 $23,463,000
11107786 Pattern decomposition lithography techniques Charles H. Wallace, Hossam A. Abdallah, Swaminathan Sivakumar, Oleg Golonzka, Robert M. Bigwood 2021-08-31 $22,590,000
11056397 Directional spacer removal for integrated circuit structures Leonard P. GULER 2021-07-06 $31,309,000
11056492 Dense memory arrays utilizing access transistors with back-side contacts Wilfred Gomes, Mauro J. Kobrinsky, Szuya S. Liao, Tahir Ghani, Swaminathan Sivakumar +1 more 2021-07-06 $31,309,000
10892223 Advanced lithography and self-assembled devices Richard E. Schenker, Robert L. Bristol, Kevin Lin, Florian Gstrein, James M. Blackwell +6 more 2021-01-12 $55,416,000
10811351 Preformed interlayer connections for integrated circuit devices 2020-10-20 $43,271,000
10600678 Self-aligned isotropic etch of pre-formed vias and plugs for back end of line (BEOL) interconnects Charles H. Wallace, Paul A. Nyhus, Swaminathan Sivakumar 2020-03-24 $21,125,000
10490519 Pattern decomposition lithography techniques Charles H. Wallace, Hossam A. Abdallah, Swaminathan Sivakumar, Oleg Golonzka, Robert M. Bigwood 2019-11-26 $25,149,000
10409152 Pattern decomposition lithography techniques Charles H. Wallace, Hossam A. Abdallah, Swaminathan Sivakumar, Oleg Golonzka, Robert M. Bigwood 2019-09-10 $24,704,000