Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory architecture with shared bitline at back-end-of-line

Memory architecture with shared bitline at back-end-of-line

US Patent 11950407 · Granted Apr 2, 2024

Estimated economic value: $34,819,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hybrid etch stop layers2025
Integrated circuits with tungsten interconnect liners2025
Integrated circuits with tungsten interconnect liners2025
Integrated circuits with tungsten interconnect liners2025
Dielectric sidewall features for tuning thin film transistor (TFT) parasitics2025
Dielectric sidewall features for tuning thin film transistor (TFT) parasitics2025
Dielectric sidewall features for tuning thin film transistor (TFT) parasitics2025
Punch-through interconnect feature to couple upper electrodes of capacitors of m2025
Punch-through interconnect feature to couple upper electrodes of capacitors of m2025
Punch-through interconnect feature to couple upper electrodes of capacitors of m2025
Rectilinear seams between adjacent fields of a die for improved layout efficienc2025
Surgical instrument2025