{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Preformed interlayer connections for integrated circuit devices", "item": "https://www.patentleaderboard.com/patent/10811351"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Preformed interlayer connections for integrated circuit devices

Preformed interlayer connections for integrated circuit devices

US Patent 10811351 · Granted Oct 20, 2020

Estimated economic value: $43,271,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multilevel wordline assembly for embedded DRAM2025
Integrated circuit structures having cut metal gates with dielectric spacer fill2025
Pattern decomposition lithography techniques2025
Vertical edge blocking (VEB) technique for increasing patterning process margin2025
Advanced lithography and self-assembled devices2025
Transistors, memory cells, and arrangements thereof2024
Thin film transistors having a backside channel contact for high density memory2024
Three-dimensional memory arrays with layer selector transistors2024
Fabrication of thin film fin transistor structure2024
Memory architecture with shared bitline at back-end-of-line2024
Contact over active gate structures with conductive gate taps for advanced integ2024
Advanced lithography and self-assembled devices2023