Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three-dimensional memory arrays with layer selector transistors

Three-dimensional memory arrays with layer selector transistors

US Patent 12114479 · Granted Oct 8, 2024

Estimated economic value: $19,971,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit interconnect structures with a metal chalcogenide liner2025
Double-sided integrated circuit transistor structures with depopulated bottom ch2025
Double-sided integrated circuit transistor structures with depopulated bottom ch2025
Vertically spaced intra-level interconnect line metallization for integrated cir2025
Epitaxial source/drain back-side device contact structures with wrap around meta2025
Epitaxial source/drain back-side device contact structures with wrap around meta2025
Package architecture of photonic system with vertically stacked dies having plan2025
Package architecture of photonic system with vertically stacked dies having plan2025
Package architecture of scalable compute wall having compute bricks with vertica2025
Gate-all-around integrated circuit structures having necked feature2025
Gate aligned fin cut for advanced integrated circuit structure fabrication2025
Performing distributed processing using distributed memory2025