Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Vertically spaced intra-level interconnect line metallization for integrated circuit devices

Vertically spaced intra-level interconnect line metallization for integrated circuit devices

US Patent 12506059 · Granted Dec 23, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Double-sided integrated circuit transistor structures with depopulated bottom ch2025
Epitaxial source/drain back-side device contact structures with wrap around meta2025
Epitaxial source/drain back-side device contact structures with wrap around meta2025
Integrated circuit structures having differentiated channel sizing2025
Integrated circuit structures with backside self-aligned penetrating conductive 2025
Subtractively patterned interconnect structures for integrated circuits2025
Gate-all-around integrated circuit structures having backside contact with enhan2025
Integrated circuit structure with recessed self-aligned deep boundary via2025
Integrated circuit structures having maximized channel sizing2025
Transistor with front-side and back-side contacts and routing2025
Backside electrical contact for PMOS epitaxial voltage supply2025
SRAM with P-type access transistors and complementary field-effect transistor te2025