{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Intel", "item": "https://www.patentleaderboard.com/company/intel"}, {"@type": "ListItem", "position": 3, "name": "Chul-Hyun Lim", "item": "https://www.patentleaderboard.com/inventor/fl:ch_ln:lim-165"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
CL

Chul-Hyun Lim — 4 Patents

Intel: 4 patents #8,538 of 30,777Top 30%
Albuquerque, NM: #1,037 of 4,547 inventorsTop 25%
New Mexico: #1,827 of 9,035 inventorsTop 25%
Overall (All Time): #1,080,739 of 4,157,543Top 30%
4 Patents All Time
Chul-Hyun Lim has been granted 4 US patents while listed as an inventor at Intel. The first was granted in 2016 and the most recent in March 2025. Chul-Hyun Lim ranks #1,080,739 of 4,157,543 US inventors in our database (top 26.0%). Patent records list Chul-Hyun Lim in Albuquerque, NM, US.

Patents per Year

Patents granted per year, 2016 to 2025Bar chart with a peak of 1 patents in 2016.peak 12016: 1 patents20162018: 1 patents20182023: 1 patents20232025: 1 patents2025

Issued Patents All Time

Showing 1–4 of 4 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
12249541 Vertical edge blocking (VEB) technique for increasing patterning process margin Leonard P. GULER, Paul A. Nyhus, Elliot N. Tan, Charles H. Wallace 2025-03-11
11594448 Vertical edge blocking (VEB) technique for increasing patterning process margin Leonard P. GULER, Paul A. Nyhus, Elliot N. Tan, Charles H. Wallace 2023-02-28 $10,430,000
9935205 Internal spacers for nanowire transistors and method of fabrication thereof Seiyon Kim, Daniel A. Simon, Nadia M. Rahhal-Orabi, Kelin J. Kuhn 2018-04-03 $16,515,000
9508796 Internal spacers for nanowire transistors and method of fabrication thereof Seiyon Kim, Daniel A. Simon, Nadia M. Rahhal-Orabi, Kelin J. Kuhn 2016-11-29 $9,403,000