| 9874693 |
Method and structure for integrating photonics with CMOs |
Douglas D. Coolbaugh, Gerald L. Leake |
2018-01-23 |
| 9754071 |
Integrated circuit (IC) design analysis and feature extraction |
Haraprasad Nanjundappa, Basanth Jagannathan, Laura S. Chadwick, Dureseti Chidambarrao |
2017-09-05 |
| 9431289 |
Method and structure to reduce FET threshold voltage shift due to oxygen diffusion |
Michael P. Chudzik, Deleep R. Nair, Jay M. Shah |
2016-08-30 |
| 9093495 |
Method and structure to reduce FET threshold voltage shift due to oxygen diffusion |
Michael P. Chudzik, Deleep R. Nair, Jay M. Shah |
2015-07-28 |
| 9034748 |
Process variability tolerant hard mask for replacement metal gate finFET devices |
Kevin K. Chan, Young-Hee Kim, Masaharu Kobayashi, Effendi Leobandung, Fei Liu +4 more |
2015-05-19 |
| 8704332 |
Metal oxide semiconductor field effect transistor (MOSFET) gate termination |
Daniel Jaeger, Carl Radens, Helen Wang |
2014-04-22 |
| 8629028 |
Metal oxide semiconductor field effect transistor (MOSFET) gate termination |
Daniel Jaeger, Carl Radens, Helen Wang |
2014-01-14 |
| 8461009 |
Spacer and process to enhance the strain in the channel with stress liner |
Atul Ajmera, Xiangdong Chen, Wenzhi Gao, Young Way Teh |
2013-06-11 |
| 8053301 |
CMOS SiGe channel pFET and Si channel nFET devices with minimal STI recess |
Daniel Jaeger, Michael V. Aquilino |
2011-11-08 |
| 7883953 |
Method for transistor fabrication with optimized performance |
Da Zhang, Voon-Yew Thean, Jie Chen, Weipeng Li, Young Way Teh +1 more |
2011-02-08 |
| 7531401 |
Method for improved fabrication of a semiconductor using a stress proximity technique process |
Xiangdong Chen, Wenzhi Gao, Young-Gun Ko, Young Way Teh |
2009-05-12 |
| 7521308 |
Dual layer stress liner for MOSFETS |
Deleep R. Nair, Xiangdong Chen, Junjung Kim, Jae-Eun Park, Daewon Yang |
2009-04-21 |
| 7471548 |
Structure of static random access memory with stress engineering for stability |
Xiangdong Chen, Young-Gun Ko, Melanie J. Sherony |
2008-12-30 |
| 7081397 |
Trench sidewall passivation for lateral RIE in a selective silicon-on-insulator process flow |
An Steegen, Ying Zhang |
2006-07-25 |
