Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
PK

Prabhakar Kudva — 36 Patents

IBM: 36 patents #2,703 of 70,183Top 4%
SYSynopsys: 2 patents #669 of 2,302Top 30%
New York, NY: #341 of 20,192 inventorsTop 2%
New York: #3,106 of 115,490 inventorsTop 3%
Overall (All Time): #92,222 of 4,157,543Top 3%
36 Patents All Time
Prabhakar Kudva has been granted 36 US patents while listed as an inventor at IBM. The first was granted in 2000 and the most recent in March 2024. Prabhakar Kudva ranks #92,222 of 4,157,543 US inventors in our database (top 2.2%). Patent records list Prabhakar Kudva in New York, NY, US.

Patents per Year

Patents granted per year, 2000 to 2024Bar chart with a peak of 4 patents in 2006.peak 42000: 1 patents20002001: 1 patents2003: 2 patents20032005: 1 patents2006: 4 patents20062007: 3 patents2008: 2 patents20082009: 1 patents2010: 4 patents20102011: 3 patents2012: 2 patents20122013: 2 patents2014: 2 patents20142015: 1 patents2017: 2 patents20172019: 1 patents2020: 1 patents20202021: 1 patents2023: 1 patents20232024: 1 patents2024

Issued Patents All Time

Showing 1–25 of 36 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
11934401 Scalable count based interpretability for database artificial intelligence (AI) Rajesh Bordawekar 2024-03-19 $12,891,000
11557033 Bacteria classification Venkat K. Balagurusamy, Vince Siu, Sahil Dureja, Joseph W. Ligman, Matthew Harrison Tong +2 more 2023-01-17 $4,393,000
11195145 Blockchain ledgers of material spectral signatures for supply chain integrity management Nicholas C. M. Fuller, Deborah A. Neumayer 2021-12-07 $3,115,000
10685323 Blockchain ledgers of material spectral signatures for supply chain integrity management Nicholas C. M. Fuller, Deborah A. Neumayer 2020-06-16 $3,682,000
10467586 Blockchain ledgers of material spectral signatures for supply chain integrity management Nicholas C. M. Fuller, Deborah A. Neumayer 2019-11-05 $4,028,000
9811624 Timing closure methodology including placement with initial delay values Lukas P. P. P. van Ginneken 2017-11-07 $44,254,000
9569582 Template matching for resilience and security characteristics of sub-component chip designs Eli Arbel, Pradip Bose, Shiri Moran, K. Paul Muller 2017-02-14 $1,939,000
8949101 Hardware execution driven application level derating calculation for soft error rate analysis Pradip Bose, Meeta S. Gupta, Daniel A. Prener 2015-02-03 $3,062,000
8832707 Tunable error resilience computing Daniel James Henderson, Naresh Nayar, Pia Naoko Sanda, David W. Siegel, James L. Van Oosten +1 more 2014-09-09 $5,167,000
8639955 Method and system for controlling power in a chip through a power performance monitor and control unit Pradip Bose, Alper Buyuktosunoglu, Chen-Yong Cher 2014-01-28 $3,630,000
8621403 Timing closure methodology including placement with initial delay values Lukas P. P. P. van Ginneken 2013-12-31
8555234 Verification of soft error resilience Robert B. Tremaine, Mark A. Check, Pia Naoko Sanda 2013-10-08 $7,754,000
8112642 Method and system for controlling power in a chip through a power-performance monitor and control unit Pradip Bose, Alper Buyuktosunoglu, Chen-Yong Cher 2012-02-07 $8,176,000
8091050 Modeling system-level effects of soft errors Pradip Bose, Jude A. Rivers, Pia Naoko Sanda, John-David Wellman 2012-01-03 $8,800,000
8073668 Method and apparatus for testing a full system integrated circuit design by statistical fault injection using hardware-based simulation Jeffrey William Kellington, Naoko Pia Sanda, John A. Schumann 2011-12-06 $32,382,000
7930578 Method and system of peak power enforcement via autonomous token-based control and management Pradip Bose, Alper Buyuktosunoglu, Chen-Yong Cher, Zhigang Hu, Hans M. Jacobson +2 more 2011-04-19 $4,236,000
7880194 Cross point switch using phase change material Matthew J. Breitwisch, Chung H. Lam 2011-02-01 $3,711,000
7801835 Method for constructing autonomic advisors and learning procedural knowledge from scored examples Lawrence D. Bergman, Vittorio Castelli, Tessa A. Lau, Daniel Oblinger 2010-09-21 $23,005,000
7723207 Three dimensional integrated circuit and method of design Syed M. Alam, Ibrahim M. Elfadel, Kathryn Guarini, Meikei Ieong, David S. Kung +2 more 2010-05-25 $4,007,000
7685457 Interlocked synchronous pipeline clock gating Hans M. Jacobson, Pradip Bose, Peter W. Cook, Stanley E. Schuster 2010-03-23 $4,775,000
7676779 Logic block timing estimation using conesize Reinaldo A. Bergamaschi, Sean Michael Carey, Brian W. Curran, Matthew E. Mariani, Mark D. Mayo +1 more 2010-03-09 $6,686,000
7475227 Method of stalling one or more stages in an interlocked synchronous pipeline Hans M. Jacobson, Pradip Bose, Peter W. Cook, Stanley E. Schuster 2009-01-06 $2,860,000
7421601 Method and system for controlling power in a chip through a power-performance monitor and control unit Pradip Bose, Alper Buyuktosunoglu, Chen-Yong Cher 2008-09-02 $13,493,000
7373615 Method for optimization of logic circuits for routability William E. Dougherty, Jr., Victor N. Kravets, Andrew J. Sullivan 2008-05-13 $14,751,000
7312487 Three dimensional integrated circuit Syed M. Alam, Ibrahim M. Elfadel, Kathryn Guarini, Meikei Ieong, David S. Kung +2 more 2007-12-25