Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for testing a full system integrated circuit design by statistical fault injection using hardware-based simulation

Method and apparatus for testing a full system integrated circuit design by statistical fault injection using hardware-based simulation

US Patent 8073668 · Granted Dec 6, 2011

Estimated economic value: $32,382,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scalable count based interpretability for database artificial intelligence (AI)2024
Method for latency detection on a hardware simulation accelerator2024
Obscuring information in virtualization environment2023
Bacteria classification2023
Generating and adding additional control information to logic under test to faci2022
Method and system for detection of thread stall2022
Method and system for detection of thread stall2022
Processor performance monitor that logs reasons for reservation loss2022
Address translation cache invalidation in a microprocessor2022
Identifying translation errors2022
Blockchain ledgers of material spectral signatures for supply chain integrity ma2021
Dynamic modification of instructions that do not modify the architectural state 2021