Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Logic block timing estimation using conesize

Logic block timing estimation using conesize

US Patent 7676779 · Granted Mar 9, 2010

Estimated economic value: $6,686,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Netlist design for post silicon local clock controller timing improvement2025
Mirroring matrices for batched cholesky decomposition on a graphic processing un2024
Dynamic guard band with timing protection and with performance protection2024
Dynamic guard band with timing protection and with performance protection2024
Scalable count based interpretability for database artificial intelligence (AI)2024
Method to limit the time a semiconductor device operates above a maximum operati2023
System, method, and recording medium for mirroring matrices for batched cholesky2023
Post-hoc improvement of instance-level and group-level prediction metrics2023
Just-in-time authentication2023
Bacteria classification2023
Model agnostic contrastive explanations for structured data2022
Error injection for timing margin protection and frequency closure2022