Patent Leaderboard
USPTO Patent Rankings Data through Sept 30, 2025
WR

Willy Rachmady — 40 Patents in 2023

Intel: 38 patents #11 of 4,378Top 1%
TRTahoe Research: 1 patents #11 of 144Top 8%
Sony: 1 patents #963 of 2,618Top 40%
Beaverton, OR: #3 of 500 inventorsTop 1%
Oregon: #10 of 4,197 inventorsTop 1%
Overall (2023): #461 of 537,848Top 1%
40 Patents 2023

Issued Patents 2023

Showing 26–40 of 40 patents

Patent #TitleCo-InventorsDate
11631737 Ingaas epi structure and wet etch process for enabling III-v GAA in art trench Sanaz K. Gardner, Matthew V. Metz, Gilbert Dewey, Jack T. Kavalieros, Chandra S. Mohapatra +4 more 2023-04-18
11616056 Vertical diode in stacked transistor architecture Aaron D. Lilak, Patrick Morrow, Anh Phan, Cheng-Ying Huang, Rishabh Mehandru +1 more 2023-03-28
11616060 Techniques for forming gate structures for transistors arranged in a stacked configuration on a single fin structure Aaron D. Lilak, Gilbert Dewey, Rami Hourani, Stephanie A. Bojarski, Rishabh Mehandru +2 more 2023-03-28
11616057 IC including back-end-of-line (BEOL) transistors with crystalline channel material Prashant Majhi, Abhishek A. Sharma, Brian S. Doyle, Ravi Pillarisetty 2023-03-28
11605565 Three dimensional integrated circuits with stacked transistors Cheng-Ying Huang, Gilbert Dewey, Aaron D. Lilak, Kimin Jun, Brennen Mueller +5 more 2023-03-14
11600696 Sub-fin leakage reduction for template strained materials Rishabh Mehandru, Stephen M. Cea, Anupama Bowonder, Juhyung Nam 2023-03-07
11594533 Stacked trigate transistors with dielectric isolation between first and second semiconductor fins Cheng-Ying Huang, Gilbert Dewey, Aaron D. Lilak, Patrick Morrow, Anh Phan +2 more 2023-02-28
11574910 Device with air-gaps to reduce coupling capacitance and process for forming such Abhishek A. Sharma, Van H. Le, Travis W. Lajoie, Urusa Alaan, Hui Jae Yoo +2 more 2023-02-07
11573798 Stacked transistors with different gate lengths in different device strata Aaron D. Lilak, Gilbert Dewey, Rishabh Mehandru, Ehren Mannebach, Cheng-Ying Huang +2 more 2023-02-07
11569233 Techniques and mechanisms for operation of stacked transistors Ravi Pillarisetty, Marko Radosavljevic, Van H. Le, Jack T. Kavalieros 2023-01-31
11569243 Stacked-substrate DRAM semiconductor devices Abhishek A. Sharma, Ravi Pillarisetty, Gilbert Dewey, Jack T. Kavalieros 2023-01-31
11569238 Vertical memory cells Aaron D. Lilak, Gilbert Dewey, Kimin Jun, Hui Jae Yoo, Patrick Morrow +5 more 2023-01-31
11563119 Etchstop regions in fins of semiconductor devices Cheng-Ying Huang, Gilbert Dewey, Erica J. Thompson, Aaron D. Lilak, Jack T. Kavalieros 2023-01-24
11557658 Transistors with high density channel semiconductor over dielectric material Gilbert Dewey, Sean T. Ma, Tahir Ghani, Cheng-Ying Huang, Anand S. Murthy +3 more 2023-01-17
11552104 Stacked transistors with dielectric between channels of different device strata Aaron D. Lilak, Gilbert Dewey, Rishabh Mehandru, Ehren Mannebach, Cheng-Ying Huang +3 more 2023-01-10