{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2023", "item": "https://www.patentleaderboard.com/2023/"}, {"@type": "ListItem", "position": 3, "name": "Intel", "item": "https://www.patentleaderboard.com/2023/company/intel"}, {"@type": "ListItem", "position": 4, "name": "Anh Phan", "item": "https://www.patentleaderboard.com/2023/inventor/fl:an_ln:phan-8"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
AP

Anh Phan — 15 Patents in 2023

Intel: 15 patents #86 of 4,378Top 2%
Beaverton, OR: #17 of 500 inventorsTop 4%
Oregon: #92 of 4,197 inventorsTop 3%
Overall (2023): #3,820 of 537,848Top 1%
15 Patents 2023

Issued Patents 2023

Showing 1–15 of 15 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
11830933 Gate-all-around integrated circuit structures having depopulated channel structures using bottom-up oxidation approach Willy Rachmady, Gilbert Dewey, Jack T. Kavalieros, Aaron D. Lilak, Patrick Morrow +2 more 2023-11-28 $31,872,000
11776898 Sidewall interconnect metallization structures for integrated circuit devices Aaron D. Lilak, Gilbert Dewey, Willy Rachmady, Patrick Morrow 2023-10-03 $24,984,000
11764263 Gate-all-around integrated circuit structures having depopulated channel structures using multiple bottom-up oxidation approaches Ehren Mannebach, Aaron D. Lilak, Willy Rachmady, Gilbert Dewey, Cheng-Ying Huang +3 more 2023-09-19 $20,015,000
11764104 Forming an oxide volume within a fin Cheng-Ying Huang, Gilbert Dewey, Jack T. Kavalieros, Aaron D. Lilak, Ehren Mannebach +3 more 2023-09-19 $20,015,000
11742346 Interconnect techniques for electrically connecting source/drain regions of stacked transistors Aaron D. Lilak, Gilbert Dewey, Cheng-Ying Huang, Christopher J. Jezewski, Ehren Mannebach +4 more 2023-08-29 $19,273,000
11699637 Vertically stacked transistor devices with isolation wall structures containing an electrical conductor Aaron D. Lilak, Patrick Morrow, Stephanie A. Bojarski 2023-07-11 $21,736,000
11676966 Stacked transistors having device strata with different channel widths Gilbert Dewey, Jack T. Kavalieros, Willy Rachmady, Cheng-Ying Huang, Matthew V. Metz +4 more 2023-06-13 $22,204,000
11646352 Stacked source-drain-gate connection and process for forming such Ehren Mannebach, Aaron D. Lilak, Hui Jae Yoo, Patrick Morrow, Willy Rachmady +2 more 2023-05-09 $19,706,000
11640961 III-V source/drain in top NMOS transistors for low temperature stacked transistor contacts Gilbert Dewey, Ravi Pillarisetty, Jack T. Kavalieros, Aaron D. Lilak, Willy Rachmady +6 more 2023-05-02 $21,235,000
11616060 Techniques for forming gate structures for transistors arranged in a stacked configuration on a single fin structure Aaron D. Lilak, Gilbert Dewey, Willy Rachmady, Rami Hourani, Stephanie A. Bojarski +2 more 2023-03-28 $20,940,000
11616056 Vertical diode in stacked transistor architecture Aaron D. Lilak, Patrick Morrow, Cheng-Ying Huang, Rishabh Mehandru, Gilbert Dewey +1 more 2023-03-28 $20,940,000
11605565 Three dimensional integrated circuits with stacked transistors Cheng-Ying Huang, Willy Rachmady, Gilbert Dewey, Aaron D. Lilak, Kimin Jun +5 more 2023-03-14 $29,588,000
11594533 Stacked trigate transistors with dielectric isolation between first and second semiconductor fins Willy Rachmady, Cheng-Ying Huang, Gilbert Dewey, Aaron D. Lilak, Patrick Morrow +2 more 2023-02-28 $10,430,000
11573798 Stacked transistors with different gate lengths in different device strata Aaron D. Lilak, Gilbert Dewey, Willy Rachmady, Rishabh Mehandru, Ehren Mannebach +2 more 2023-02-07 $11,877,000
11552104 Stacked transistors with dielectric between channels of different device strata Aaron D. Lilak, Gilbert Dewey, Willy Rachmady, Rishabh Mehandru, Ehren Mannebach +3 more 2023-01-10 $14,061,000