Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Gate-all-around integrated circuit structures having depopulated channel structures using multiple bottom-up oxidation approaches

Gate-all-around integrated circuit structures having depopulated channel structures using multiple bottom-up oxidation approaches

US Patent 11764263 · Granted Sep 19, 2023

Estimated economic value: $20,015,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Double-sided integrated circuit transistor structures with depopulated bottom ch2025
Vertically spaced intra-level interconnect line metallization for integrated cir2025
Vertically spaced intra-level interconnect line metallization for integrated cir2025
Integrated circuit structures with backside self-aligned penetrating conductive 2025
Subtractively patterned interconnect structures for integrated circuits2025
Conductive contacts wrapped around epitaxial source or drain regions2025
SRAM with P-type access transistors and complementary field-effect transistor te2025
Co-deposition of titanium and silicon for improved silicon germanium source and 2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Low germanium, high boron silicon rich capping layer for PMOS contact resistance2025
Formation of gate spacers for strained PMOS gate-all-around transistor structure2025