Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interconnect techniques for electrically connecting source/drain regions of stacked transistors

Interconnect techniques for electrically connecting source/drain regions of stacked transistors

US Patent 11742346 · Granted Aug 29, 2023

Estimated economic value: $19,273,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Double-sided integrated circuit transistor structures with depopulated bottom ch2025
Vertically spaced intra-level interconnect line metallization for integrated cir2025
Package architecture of photonic system with vertically stacked dies having plan2025
Gate-all-around integrated circuit structures having necked feature2025
Integrated circuit structures having differentiated channel sizing2025
Integrated circuit structures with backside self-aligned penetrating conductive 2025
Subtractively patterned interconnect structures for integrated circuits2025
Gate-all-around integrated circuit structures having underlying dopant-diffusion2025
Source or drain structures with relatively high germanium content2025
Integrated circuit devices with angled transistors formed based on angled wafers2025
Integrated circuit structures having ultra-high conductivity global routing2025