Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › III-V source/drain in top NMOS transistors for low temperature stacked transistor contacts

III-V source/drain in top NMOS transistors for low temperature stacked transistor contacts

US Patent 11640961 · Granted May 2, 2023

Estimated economic value: $21,235,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Nanowire transistor fabrication with hardmask layers2025
Double-sided integrated circuit transistor structures with depopulated bottom ch2025
Vertically spaced intra-level interconnect line metallization for integrated cir2025
Gate-all-around integrated circuit structures having necked feature2025
Staggered vertically spaced integrated circuit line metallization with different2025
Packaging architecture with intermediate routing layers2025
Integrated circuit structures having differentiated channel sizing2025
Capacitor with dual dielectric layers2025
Subtractively patterned interconnect structures for integrated circuits2025
Subtractively patterned interconnect structures for integrated circuits2025
Inductor and transformer semiconductor devices using hybrid bonding technology2025