Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Staggered vertically spaced integrated circuit line metallization with differential vias and metal-selective deposition

Staggered vertically spaced integrated circuit line metallization with differential vias and metal-selective deposition

US Patent 12500162 · Granted Dec 16, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Capacitor with dual dielectric layers2025
Subtractively patterned interconnect structures for integrated circuits2025
Subtractively patterned interconnect structures for integrated circuits2025
Subtractively patterned interconnect structures for integrated circuits2025
Subtractively patterned interconnect structures for integrated circuits2025
Capacitor with an electrically conductive layer coupled with a metal layer of th2025
Compositional engineering of Schottky diode2025
Contact over active gate structures with conductive trench contact taps for adva2025
Integrated circuit interconnect structures with graphene cap2025
Integrated circuit interconnect structures with graphene cap2025
Backend memory with air gaps in upper metal layers2025
Stacked 2D CMOS with inter metal layers2025