| 11417646 |
NPN heterojunction bipolar transistor in CMOS flow |
Manoj Mehrotra, Terry James Bordelon, Jr. |
2022-08-16 |
| 11004612 |
Low temperature sub-nanometer periodic stack dielectrics |
Yuanning Chen, Jesus Israel Mejia Silva, Chunya Wu, Yun Ju Lee |
2021-05-11 |
| 10026837 |
Embedded SiGe process for multi-threshold PMOS transistors |
Younsung Choi |
2018-07-17 |
| 9780001 |
Devices having inhomogeneous silicide schottky barrier contacts |
JUDY BROWDER SHAW, Christopher L. Hinkle, Creighton T. Buie |
2017-10-03 |
| 9659825 |
Method of CMOS manufacturing utilizing multi-layer epitaxial hardmask films for improved epi profile |
Seung-Chul Song |
2017-05-23 |
| 9385117 |
NPN heterojunction bipolar transistor in CMOS flow |
Manoj Mehrotra, Terry James Bordelon, Jr. |
2016-07-05 |
| 9263444 |
Devices having inhomogeneous silicide schottky barrier contacts |
JUDY BROWDER SHAW, Christopher L. Hinkle, Creighton T. Buie |
2016-02-16 |
| 9224656 |
Method of CMOS manufacturing utilizing multi-layer epitaxial hardmask films for improved gate spacer control |
Seung-Chul Song |
2015-12-29 |
| 9093555 |
Method of CMOS manufacturing utilizing multi-layer epitaxial hardmask films for improved EPI profile |
Seung-Chul Song |
2015-07-28 |
| 8927385 |
ZTCR poly resistor in replacement gate flow |
Mahalingam Nandakumar, Amitabh Jain |
2015-01-06 |
| 8877581 |
Strain-engineered MOSFETs having rimmed source-drain recesses |
Amitabh Jain |
2014-11-04 |
| 8691644 |
Method of forming a CMOS device with a stressed-channel NMOS transistor and a strained-channel PMOS transistor |
Seung-Chul Song, Amitabh Jain |
2014-04-08 |
| 8470707 |
Silicide method |
Weize Xiong |
2013-06-25 |
| 8043921 |
Nitride removal while protecting semiconductor surfaces for forming shallow junctions |
Brian K. Kirkpatrick |
2011-10-25 |
| 7732284 |
Post high-k dielectric/metal gate clean |
Brian K. Kirkpatrick, Jinhan Choi |
2010-06-08 |
| 7569464 |
Method for manufacturing a semiconductor device having improved across chip implant uniformity |
Karen Kirmse, Yuanning Chen, Jarvis Benjamin Jacobs |
2009-08-04 |
| 7537988 |
Differential offset spacer |
Shashank S. Ekbote, Borna J. Obradovic |
2009-05-26 |
| 7422969 |
Multi-step process for patterning a metal gate electrode |
Antonio Luis Pacheco Rotondaro, Trace Hurd |
2008-09-09 |
| 7384869 |
Protection of silicon from phosphoric acid using thick chemical oxide |
Brian Trentman, Brian K. Kirkpatrick |
2008-06-10 |
| 7371691 |
Silicon recess improvement through improved post implant resist removal and cleans |
Lindsey Hall, Trace Hurd |
2008-05-13 |
| 7323403 |
Multi-step process for patterning a metal gate electrode |
Antonio Luis Pacheco Rotondaro, Trace Hurd |
2008-01-29 |
| 7132365 |
Treatment of silicon prior to nickel silicide formation |
Sue Crank, Shirin Siddiqui, Trace Hurd, Peijun Chen |
2006-11-07 |
| 7098099 |
Semiconductor device having optimized shallow junction geometries and method for fabrication thereof |
Brian Edward Hornung, Jong Shik Yoon, Amitava Chatterjee |
2006-08-29 |
| 6492275 |
Control of transistor performance through adjustment of spacer oxide profile with a wet etch |
Terri A. Couteau |
2002-12-10 |