| 11437230 |
Amorphous carbon multilayer coating with directional protection |
Wei Wu, Feng Zhang, Xiawan Yang, Anisul Khan |
2022-09-06 |
| 10586696 |
Halogen abatement for high aspect ratio channel device damage layer removal for EPI growth |
Rohit Mishra, Yongjia Li, Mir Abdulla Al Galib, Minoru Takahashi, Masato Ito |
2020-03-10 |
| 9627216 |
Method for forming features in a silicon containing layer |
Byungkook Kong, Hoon Sang Lee, Jinsu Kim, Ho Jeong Kim, Xiaosong Ji +1 more |
2017-04-18 |
| 9425058 |
Simplified litho-etch-litho-etch process |
Hun Sang Kim, Shinichi Koseki |
2016-08-23 |
| 9281190 |
Local and global reduction of critical dimension (CD) asymmetry in etch processing |
Kang-Lie Chiang, Olivier Luere |
2016-03-08 |
| 9064812 |
Aspect ratio dependent etch (ARDE) lag reduction process by selective oxidation with inert gas sputtering |
Jinsu Kim, Xiaosong Ji, Ho Jeong Kim, Byungkook Kong, Hoon Sang Lee |
2015-06-23 |
| 8747684 |
Multi-film stack etching with polymer passivation of an overlying etched layer |
Sunil Srinivasan, Anisul Khan |
2014-06-10 |
| 7910422 |
Reducing gate CD bias in CMOS processing |
Freidoon Mehrad, Frank Scott Johnson |
2011-03-22 |
| 7785957 |
Post metal gate VT adjust etch clean |
Brian K. Kirkpatrick, Randall W. Pak |
2010-08-31 |
| 7754610 |
Process for etching tungsten silicide overlying polysilicon particularly in a flash memory |
Kyeong-Tae Lee, Bi Jang, Shashank Deshmukh, Meihua Shen, Thorsten Lill +1 more |
2010-07-13 |
| 7732284 |
Post high-k dielectric/metal gate clean |
Brian K. Kirkpatrick, Deborah J. Riley |
2010-06-08 |
| 7368392 |
Method of fabricating a gate structure of a field effect transistor having a metal-containing gate electrode |
Shashank Deshmukh, Sang In Yi, Kyeong-Tae Lee |
2008-05-06 |
| 6756313 |
Method of etching silicon nitride spacers with high selectivity relative to oxide in a high density plasma chamber |
Bi Jang, Nam Hun Kim |
2004-06-29 |
