| 12001847 |
Processor implementing parallel in-order execution during load misses |
Justin M. Deinlein, Michael L. Karm, Brett S. Feero |
2024-06-04 |
| 11989131 |
Storage array invalidation maintenance |
Sreevathsa Ramachandra, Christopher L. Colletti |
2024-05-21 |
| 11886340 |
Real-time processing in computer systems |
Jonathan Y. Tong, Brett S. Feero |
2024-01-30 |
| 11586551 |
Storage array invalidation maintenance |
Sreevathsa Ramachandra, Christopher L. Colletti |
2023-02-21 |
| 11556485 |
Processor with reduced interrupt latency |
Jonathan Y. Tong, Brett S. Feero, Christopher L. Colletti, Gagan Anand, Matthew Stone +1 more |
2023-01-17 |
| 11080188 |
Method to ensure forward progress of a processor in the presence of persistent external cache/TLB maintenance requests |
Jonathan Y. Tong, Ronald P. Hall, Christopher L. Colletti, James Nolan Hardage |
2021-08-03 |
| 10922232 |
Using cache memory as RAM with external access support |
Brett S. Feero, David Williamson |
2021-02-16 |
| 10552323 |
Cache flush method and apparatus |
Ronald P. Hall, Todd A. Venton, Jonathan Y. Tong |
2020-02-04 |
| 9110802 |
Processor and method implemented by a processor to implement mask load and store instructions |
Kelvin D. Goveas, Edward J. McLellan, Steven Beigelmacher, Michael T. Clark |
2015-08-18 |
| 7730346 |
Parallel instruction processing and operand integrity verification |
Swamy Punyamurtula |
2010-06-01 |
| 7373484 |
Controlling writes to non-renamed register space in an out-of-order execution microprocessor |
Arun Radhakrishnan, Benjamin T. Sander, Michael Filippo, Michael T. Clark |
2008-05-13 |
| 7315935 |
Apparatus and method for port arbitration in a register file on the basis of functional unit issue slots |
Mitchell Alsup, Brian D. McMinn, Benjamin T. Sander |
2008-01-01 |
| 6968444 |
Microprocessor employing a fixed position dispatch unit |
Michael T. Clark |
2005-11-22 |
| 5954816 |
Branch selector prediction |
Thang M. Tran, Karthikeyan Muthusamy, Andrew McBride |
1999-09-21 |
