Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
DM

Derrick R. Meyer — 45 Patents

AMD: 33 patents #281 of 9,280Top 4%
ANApi Networks: 4 patents #2 of 8Top 25%
CGCompaq Information Technologies Group: 4 patents #10 of 407Top 3%
CCCompaq Computer: 3 patents #362 of 1,604Top 25%
HP: 3 patents #5,824 of 16,619Top 40%
DEDigital Equipment: 2 patents #602 of 2,100Top 30%
Watertown, MA: #12 of 1,634 inventorsTop 1%
Massachusetts: #1,506 of 88,656 inventorsTop 2%
Overall (All Time): #64,393 of 4,157,543Top 2%
45 Patents All Time
Derrick R. Meyer has been granted 45 US patents while listed as an inventor at AMD. The first was granted in 1992 and the most recent in December 2009. Derrick R. Meyer ranks #64,393 of 4,157,543 US inventors in our database (top 1.5%). Patent records list Derrick R. Meyer in Watertown, MA, US.

Issued Patents All Time

Showing 1–25 of 45 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
7640315 Implementing locks in a distributed processing system Jonathan Owen, Mark Hummel, James B. Keller 2009-12-29 $14,633,000
7174467 Message based power management in a multi-processor system Frank P. Helms, Dale E. Gulick, Larry D. Hewitt, William A. Hughes, Paul C. Miranda +2 more 2007-02-06 $46,392,000
7146510 Use of a signal line to adjust width and/or frequency of a communication link during system operation Frank P. Helms, Larry D. Hewitt, Dale E. Gulick, William A. Hughes, Scott E. Swanstrom 2006-12-05 $14,281,000
7093105 Method and apparatus for determining availability of a queue to which a program step is issued out of program order David A. Webb, James B. Keller 2006-08-15 $17,701,000
7069361 System and method of maintaining coherency in a distributed communication system Jonathan Owen, Mark Hummel, James B. Keller 2006-06-27 $11,248,000
7051218 Message based power management Dale E. Gulick, Frank P. Helms, Larry D. Hewitt, William A. Hughes, Paul C. Miranda +2 more 2006-05-23 $17,017,000
6988217 Method and mechanism for generating a clock signal with a relatively linear increase or decrease in clock frequency Philip E. Madrid 2006-01-17 $20,825,000
6938094 Virtual channels and corresponding buffer allocations for deadlock-free computer system operation James B. Keller 2005-08-30 $5,346,000
6888843 Response virtual channel for handling all responses James B. Keller 2005-05-03 $6,581,000
6760838 System and method of initializing and determining a bootstrap processor [BSP] in a fabric of a distributed multiprocessor computing system Jonathan Owen, Mark Hummel 2004-07-06 $3,832,000
6745272 System and method of increasing bandwidth for issuing ordered transactions into a distributed communication system Jonathan Owen, Mark Hummel, James B. Keller 2004-06-01 $2,717,000
6738896 Method and apparatus for determining availability of a queue which allows random insertion David A. Webb, James B. Keller 2004-05-18 $12,792,000
6714994 Host bridge translating non-coherent packets from non-coherent link to coherent packets on conherent link and vice versa James B. Keller 2004-03-30 $4,272,000
6675288 Apparatus for mapping instructions using a set of valid and invalid logical to physical register assignments indicated by bits of a valid vector together with a logical register list James Arthur Farrell, Sharon Marie Britton, Harry Ray Fair, III, Bruce Gieseke, Daniel Leibholz 2004-01-06 $15,903,000
6668292 System and method for initiating a serial data transfer between two clock domains Philip E. Madrid 2003-12-23 $5,236,000
6665742 SYSTEM FOR RECONFIGURING A FIRST DEVICE AND/OR A SECOND DEVICE TO USE A MAXIMUM COMPATIBLE COMMUNICATION PARAMETERS BASED ON TRANSMITTING A COMMUNICATION TO THE FIRST AND SECOND DEVICES OF A POINT-TO-POINT LINK Jonathan Owen, Mark Hummel 2003-12-16 $3,174,000
6557048 Computer system implementing a system and method for ordering input/output (IO) memory operations within a coherent portion thereof James B. Keller, Dale E. Gulick, Larry D. Hewitt 2003-04-29 $1,822,000
6549990 Store to load forwarding using a dependency link file William A. Hughes 2003-04-15 $2,272,000
6529999 Computer system implementing system and method for ordering write operations and maintaining memory coherency James B. Keller 2003-03-04 $1,276,000
6505261 System and method for initiating an operating frequency using dual-use signal lines Philip E. Madrid 2003-01-07 $3,897,000
6490661 Maintaining cache coherency during a memory read operation in a multiprocessing computer system James B. Keller 2002-12-03 $4,258,000
6473837 Snoop resynchronization mechanism to preserve read ordering William A. Hughes, Hebbalalu S. Ramagopal, Stephen M. Conor 2002-10-29 $1,498,000
6449713 Implementation of a conditional move instruction in an out-of-order processor Joel S. Emer, Bruce E. Edwards, Daniel Leibholz, Edward J. McLellan 2002-09-10 $20,407,000
6446215 Method and apparatus for controlling power management state transitions between devices connected via a clock forwarded interface Scott White, Michael T. Clark, Philip E. Madrid 2002-09-03 $1,843,000
6442677 Apparatus and method for superforwarding load operands in a microprocessor Stephan G. Meier, Norbert Juffa 2002-08-27 $1,474,000