Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Maintaining cache coherency during a memory read operation in a multiprocessing computer system

Maintaining cache coherency during a memory read operation in a multiprocessing computer system

US Patent 6490661 · Granted Dec 3, 2002

Estimated economic value: $4,258,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Combined transparent/non-transparent cache2020
Combined transparent/non-transparent cache2019
Zero cycle move2017
Combined transparent/non-transparent cache2016
Optimizing register initialization operations2016
Instruction set architecture mode dependent sub-size access of register with ass2016
Combined transparent/non-transparent cache2016
Processing multi-destination instruction in pipeline by splitting for single des2015
Branch predictor for wide issue, arbitrarily aligned fetch that can cross cache 2015
Combined transparent/non-transparent cache2015
Bandwidth management2014
Trust zone support in system on a chip having security enclave processor2014