Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and mechanism for generating a clock signal with a relatively linear increase or decrease in clock frequency

Method and mechanism for generating a clock signal with a relatively linear increase or decrease in clock frequency

US Patent 6988217 · Granted Jan 17, 2006

Estimated economic value: $20,825,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic random access memory (DRAM) bandwidth increase without per pin bandwidth2022
Temperature throttling mechanism for DDR3 memory2015
Memory diagnostics system and method with hardware-based read/write patterns2013
Data processing interface device2013
Device and method for transferring data between devices2012
Optimal solution to control data channels2011
Shared resources in a chip multiprocessor2011
Memory controller prioritization scheme2011
Shared resources in a chip multiprocessor2010
Detection of speculative precharge2010
Implementing locks in a distributed processing system2009
Device and method for transferring data between devices2009