Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Vertically stacked CMOS with upfront M0 interconnect

Vertically stacked CMOS with upfront M0 interconnect

US Patent 11482621 · Granted Oct 25, 2022

Estimated economic value: $11,792,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Double-sided integrated circuit transistor structures with depopulated bottom ch2025
Vertically spaced intra-level interconnect line metallization for integrated cir2025
Gate-all-around integrated circuit structures having necked feature2025
Packaging architecture with intermediate routing layers2025
Integrated circuit structures having differentiated channel sizing2025
Integrated circuit structures with backside self-aligned penetrating conductive 2025
Inductor and transformer semiconductor devices using hybrid bonding technology2025
Integrated circuit structures having ultra-high conductivity global routing2025
Monolithic chip stacking using a die with double-sided interconnect layers2025
Device, method and system to mitigate stress on hybrid bonds in a multi-tier arr2025
Conductive contacts wrapped around epitaxial source or drain regions2025