Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
RC

Robert S. Chappell — 39 Patents

Intel: 39 patents #900 of 30,777Top 3%
Portland, OR: #477 of 9,213 inventorsTop 6%
Oregon: #973 of 28,073 inventorsTop 4%
Overall (All Time): #81,245 of 4,157,543Top 2%
39 Patents All Time
Robert S. Chappell has been granted 39 US patents while listed as an inventor at Intel. The first was granted in 2013 and the most recent in June 2025. Robert S. Chappell ranks #81,245 of 4,157,543 US inventors in our database (top 2.0%). Patent records list Robert S. Chappell in Portland, OR, US.

Issued Patents All Time

Showing 1–25 of 39 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
12340224 Systems, methods, and apparatuses to control CPU speculation for the prevention of side-channel attacks Jason W. Brandt, Alan Cox, Asit K. Mallick, Joseph Nuzman, Arjan Van De Ven 2025-06-24
12236243 Apparatuses and methods for speculative execution side channel mitigation Jason W. Brandt, Deepak Gupta, Rodrigo Branco, Joseph Nuzman, Sergiu D. Ghetie +11 more 2025-02-25
12130740 Apparatuses and methods for a processor architecture Jason W. Brandt, Jesus Corbal, Edward T. Grochowski, Stephen H. Gunther, Buford M. Guy +9 more 2024-10-29 $18,861,000
12130915 Microarchitectural mechanisms for the prevention of side-channel attacks using a thread identification (TID) and a privilege level bit Jared W. Stark, IV, Joseph Nuzman, Stephen J. Robinson, Jason W. Brandt 2024-10-29 $18,861,000
11675594 Systems, methods, and apparatuses to control CPU speculation for the prevention of side-channel attacks Jason W. Brandt, Alan Cox, Asit K. Mallick, Joseph Nuzman, Arjan Van De Ven 2023-06-13 $22,204,000
11635965 Apparatuses and methods for speculative execution side channel mitigation Jason W. Brandt, Deepak Gupta, Rodrigo Branco, Joseph Nuzman, Sergiu D. Ghetie +11 more 2023-04-25 $19,274,000
11615031 Memory management apparatus and method for managing different page tables for different privilege levels Scott Dion Rodgers, Barry E. Huntley 2023-03-28 $20,940,000
11327754 Method and apparatus for approximation using polynomials Jorge Parra, Dan Baum, Michael Espig, Varghese George, Alexander Heinecke +5 more 2022-05-10 $19,182,000
11294809 Apparatuses and methods for a processor architecture Jason W. Brandt, Jesus Corbal, Edward T. Grochowski, Stephen H. Gunther, Buford M. Guy +9 more 2022-04-05 $18,322,000
11238155 Microarchitectural mechanisms for the prevention of side-channel attacks Jared W. Stark, IV, Joseph Nuzman, Stephen J. Robinson, Jason W. Brandt 2022-02-01 $16,992,000
11144472 Memory management apparatus and method for managing different page tables for different privilege levels Scott Dion Rodgers, Barry E. Huntley 2021-10-12 $32,982,000
11126438 System, apparatus and method for a hybrid reservation station for a processor Srikanth Srinivasan, Thomas Mullins, Ammon Christiansen, James Hadley, Sean P. Mirkes 2021-09-21 $30,488,000
11106599 System and method for replacement in associative memories using weighted PLRU trees Chunhui Zhang, Yury N. Ilin 2021-08-31 $22,590,000
10901772 Virtualization exceptions Gilbert Neiger, Mayank Bomb, Manohar R. Castelino, David M. Durham, Barry E. Huntley +5 more 2021-01-26 $50,999,000
10719355 Criticality based port scheduling Pooja Roy, Jayesh Gaur, Sreenivas Subramoney, Zeev Sperber, Alexandr Titov +5 more 2020-07-21 $33,796,000
10678712 Method and apparatus for bus lock assistance John W. Faistl, Hermann W. Gartler, Michael D. Tucknott, Rajesh S. Parthasarathy, David William Burns 2020-06-09 $37,008,000
10503662 Systems, apparatuses, and methods for implementing temporary escalated privilege Martin G. Dixon, Gilbert Neiger, Scott Dion Rodgers, Barry E. Huntley 2019-12-10 $22,400,000
10409611 Apparatus and method for transactional memory and lock elision including abort and end instructions to abort or commit speculative execution Martin G. Dixon, Ravi Rajwar, Konrad K. Lai, Rajesh S. Parthasarathy, Alexandre J. Farcy +4 more 2019-09-10 $24,704,000
10409612 Apparatus and method for transactional memory and lock elision including an abort instruction to abort speculative execution Martin G. Dixon, Ravi Rajwar, Konrad K. Lai, Rajesh S. Parthasarathy, Alexandre J. Farcy +4 more 2019-09-10 $24,704,000
10296366 Virtualization exceptions Gilbert Neiger, Mayank Bomb, Manohar R. Castelino, David M. Durham, Barry E. Huntley +5 more 2019-05-21 $20,944,000
10282296 Zeroing a cache line Jason W. Brandt, Jesus Corbal, Edward T. Grochowski, Stephen H. Gunther, Buford M. Guy +5 more 2019-05-07 $24,403,000
10216650 Method and apparatus for bus lock assistance John W. Faistl, Hermann W. Gartler, Michael D. Tucknott, Rajesh S. Parthasarathy, David William Burns 2019-02-26 $20,644,000
10031847 System and method for replacement in associative memories using weighted PLRU trees Chunhui Zhang, Yury N. Ilin 2018-07-24 $23,531,000
9880948 Method and apparatus for bus lock assistance John W. Faistl, Hermann W. Gartler, Michael D. Tucknott, Rajesh S. Parthasarathy, David William Burns 2018-01-30 $22,157,000
9740484 Processor-based apparatus and method for processing bit streams using bit-oriented instructions through byte-oriented storage Vinodh Gopal, James D. Guilford, Gilbert M. Wolrich, Erdinc Ozturk, Wajdi K. Feghali +3 more 2017-08-22 $8,061,000