Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Microarchitectural mechanisms for the prevention of side-channel attacks using a thread identification (TID) and a privilege level bit

Microarchitectural mechanisms for the prevention of side-channel attacks using a thread identification (TID) and a privilege level bit

US Patent 12130915 · Granted Oct 29, 2024

Estimated economic value: $18,861,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processors, methods, systems, and instructions to atomically store to memory dat2025
Device, method, and system to facilitate improved bandwidth of a branch predicti2025
User-level interprocessor interrupts2025
Code prefetch instruction2025
Systems, methods, and apparatuses to control CPU speculation for the prevention 2025
Systems, methods, and apparatuses to control CPU speculation for the prevention 2025
Systems, methods, and apparatuses to control CPU speculation for the prevention 2025
System, apparatus and methods for performant read and write of processor state i2025
Cryptographic computing using encrypted base addresses and used in multi-tenant 2025
Selective use of branch prediction hints2025
Apparatuses, methods, and systems toprecisely monitor memory store accesses2025
Creating, using, and managing protected cryptography keys2025