Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Selectively roughened copper architectures for low insertion loss conductive features

Selectively roughened copper architectures for low insertion loss conductive features

US Patent 12033930 · Granted Jul 9, 2024

Estimated economic value: $24,938,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flexible die to floor planning with bump pitch scale through glass core via pitc2025
Substrates having adhesion promotor layers and related methods2025
Photonic interconnect and components in glass2025
Integrated optical coupler2025
BGA stiffener attachment with low Eolife adhesive strength at high solder joint 2025
Faraday rotator interconnect as a through-via configuration in a patch architect2025
Faraday rotator interconnect as a through-via configuration in a patch architect2025
Ground via clustering for crosstalk mitigation2025
Ultra-thin, hyper-density semiconductor packages2025
Glass substrates having transverse capacitors for use with semiconductor package2025
Glass substrates having transverse capacitors for use with semiconductor package2025
Angle-adjustable folding bed2025