| 9846758 |
Method of designing an integrated circuit and computer program product |
Xavier Hours, David M. Grochowski, Karl Wimmer |
2017-12-19 |
| 8987862 |
Methods of forming semiconductor devices having conductors with different dimensions |
Raman E. Evazians |
2015-03-24 |
| 7943453 |
CMOS devices with different metals in gate electrodes using spin on low-k material as hard mask |
Byoung Hun Lee, Naim Moumen, Theodorus E. Standaert |
2011-05-17 |
| 7256148 |
Method for treating a wafer edge |
Andreas Knorr |
2007-08-14 |
| 7214608 |
Interlevel dielectric layer and metal layer sealing |
Matthew S. Angyal, Peter Biolsi, Lawrence A. Clevenger, Habib Hichri, Michael Lane +3 more |
2007-05-08 |
| 7157373 |
Sidewall sealing of porous dielectric materials |
Andreas Knorr |
2007-01-02 |
| 7125782 |
Air gaps between conductive lines for reduced RC delay of integrated circuits |
Andreas Knorr, Naim Moumen |
2006-10-24 |
| 6831363 |
Structure and method for reducing thermo-mechanical stress in stacked vias |
Timothy J. Dalton, Sanjit Das, Brett H. Engel, Brian Herbst, Habib Hichri +8 more |
2004-12-14 |
| 6613484 |
Method to decrease fluorine contamination in low dielectric constant films |
Timothy J. Dalton, Theodorus E. Standaert |
2003-09-02 |
| 6060400 |
Highly selective chemical dry etching of silicon nitride over silicon and silicon dioxide |
Gottlieb S. Oehrlein, Peter Matsuo |
2000-05-09 |
