Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cutting fins and gates in CMOS devices

Cutting fins and gates in CMOS devices

US Patent 9721848 · Granted Aug 1, 2017

Estimated economic value: $1,638,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integratead wet clean for bevel treatments2025
Light sensor and a method for manufacturing a light sensor2025
Gate-all-around field-effect-transistor with wrap-around-channel inner spacer2025
Integration of nanosheets with bottom dielectric isolation and ideal diode2025
Buried power rail at tight cell-to-cell space2025
Bottom contact with self-aligned spacer for stacked semiconductor devices2025
Vertically stacked FET with strained channel2025
Wraparound contact with reduced distance to channel2025
Nanowire source/drain formation for nanosheet device2025
Multi-VT solution for replacement metal gate bonded stacked FET2025
FinFET gate cut after dummy gate removal2025
FinFET gate cut after dummy gate removal2025