Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
SK

Subhash B. Kulkarni — 15 Patents

IBM: 14 patents #8,031 of 70,183Top 15%
Infineon Technologies Ag: 1 patents #4,631 of 7,486Top 65%
Peekskill, NY: #46 of 232 inventorsTop 20%
New York: #9,821 of 115,490 inventorsTop 9%
Overall (All Time): #307,048 of 4,157,543Top 8%
15 Patents All Time
Subhash B. Kulkarni has been granted 15 US patents while listed as an inventor at IBM. The first was granted in 1985 and the most recent in December 2025. Subhash B. Kulkarni ranks #307,048 of 4,157,543 US inventors in our database (top 7.4%). Patent records list Subhash B. Kulkarni in Peekskill, NY, US.

Issued Patents All Time

Showing 1–15 of 15 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
12486424 Stretchable multilayer films Thomas Joseph Pecorini, JAMIE SUE DZICZKOWSKI, John E. Boisseau, BABATUNDE SAMUEL OLAIYA 2025-12-02
7144769 Method to achieve increased trench depth, independent of CD as defined by lithography Kevin K. Chan, Gangadhara S. Mathad, Rajiv Ranade 2006-12-05 $6,328,000
6821864 Method to achieve increased trench depth, independent of CD as defined by lithography Kevin K. Chan, Gangadhara S. Mathad, Rajiv Ranade 2004-11-23 $4,043,000
6809005 Method to fill deep trench structures with void-free polysilicon or silicon Rajiv Ranade, Gangadhara S. Mathad, Kevin K. Chan 2004-10-26
6563173 Silicon-on-insulator chip having an isolation barrier for reliability Ronald J. Bolam, Dominic J. Schepis 2003-05-13 $15,835,000
6492684 Silicon-on-insulator chip having an isolation barrier for reliability Ronald J. Bolam, Dominic J. Schepis 2002-12-10 $14,124,000
6281095 Process of manufacturing silicon-on-insulator chip having an isolation barrier for reliability Ronald J. Bolam, Dominic J. Schepis 2001-08-28 $18,210,000
6133610 Silicon-on-insulator chip having an isolation barrier for reliability and process of manufacture Ronald J. Bolam, Dominic J. Schepis 2000-10-17 $30,556,000
6022766 Semiconductor structure incorporating thin film transistors, and methods for its manufacture Bomy Chen, Jerome B. Lasky, Randy W. Mann, Edward J. Nowak, Werner Rausch +1 more 2000-02-08 $33,742,000
5757050 Field effect transistor having contact layer of transistor gate electrode material Eric Adler, Randy W. Mann, Werner Rausch, Luigi Ternullo, Jr. 1998-05-26 $6,589,000
5744384 Semiconductor structures which incorporate thin film transistors Eric Adler, Randy W. Mann, Werner Rausch, Luigi Ternullo, Jr. 1998-04-28 $8,659,000
5675185 Semiconductor structure incorporating thin film transistors with undoped cap oxide layers Bomy Chen, Jerome B. Lasky, Randy W. Mann, Edward J. Nowak, Werner Rausch +1 more 1997-10-07 $17,376,000
5670812 Field effect transistor having contact layer of transistor gate electrode material Eric Adler, Randy W. Mann, Werner Rausch, Luigi Ternullo, Jr. 1997-09-23 $16,549,000
5562770 Semiconductor manufacturing process for low dislocation defects Bomy Chen, Terence B. Hook 1996-10-08 $9,670,000
4504330 Optimum reduced pressure epitaxial growth process to prevent autodoping Arun K. Gaind, Michael R. Poponiak 1985-03-12 $12,005,000