Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
SE

Steven M. Eustis — 16 Patents

IBM: 16 patents #6,980 of 70,183Top 10%
South Burlington, VT: #142 of 1,136 inventorsTop 15%
Vermont: #478 of 4,968 inventorsTop 10%
Overall (All Time): #284,196 of 4,157,543Top 7%
16 Patents All Time
Steven M. Eustis has been granted 16 US patents while listed as an inventor at IBM. The first was granted in 1999 and the most recent in August 2012. Steven M. Eustis ranks #284,196 of 4,157,543 US inventors in our database (top 6.8%). Patent records list Steven M. Eustis in South Burlington, VT, US.

Issued Patents All Time

Showing 1–16 of 16 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
8239715 Method and apparatus for a robust embedded interface Kevin W. Gorman, David E. Lackey, Michael R. Ouellette 2012-08-07 $7,112,000
7937632 Design structure and apparatus for a robust embedded interface Kevin W. Gorman, David E. Lackey, Michael R. Ouellette 2011-05-03 $5,933,000
7404125 Compilable memory structure and test methodology for both ASIC and foundry test environments James A. Monzel, Steven F. Oakland, Michael R. Ouellette 2008-07-22 $9,818,000
7210085 Method and apparatus for test and repair of marginally functional SRAM cells Ciaran J. Brennan, Michael T. Fragano, Michael R. Ouellette, Neelesh Pai, Jeremy Rowland +2 more 2007-04-24 $12,783,000
7007214 Diagnosable scan chain Leah Pastel, Thomas R. Bednar, Thomas G. Sopchak, Jeffery H. Oppold 2006-02-28 $8,236,000
6944075 Variable column redundancy region boundaries in SRAM Michael T. Fragano, Michael R. Ouellette 2005-09-13 $5,632,000
6928377 Self-test architecture to implement data column redundancy in a RAM Krishnendu Mondal, Michael R. Ouellette, Jeremy Rowland 2005-08-09 $5,698,000
6922349 Complementary two transistor ROM cell Robert L. Barry, Peter F. Croce, Yabin Wang 2005-07-26 $7,521,000
6778419 Complementary two transistor ROM cell Robert L. Barry, Peter F. Croce, Yabin Wang 2004-08-17 $5,840,000
6721927 Substituting high performance and low power macros in integrated circuit chips Peter F. Croce, Yabin Wang 2004-04-13 $7,725,000
6675273 Memory circuitry with auxiliary word line to obtain predictable array output when an invalid address is requested Robert L. Barry, Peter F. Croce 2004-01-06 $7,683,000
6600673 Compilable writeable read only memory (ROM) built with register arrays Peter F. Croce, Ronald A. Piro 2003-07-29 $10,466,000
6570254 Electrical mask identification of memory modules John Bradley Deforge, David E. Douse, Erik L. Hedberg, Susan M. Litten, Endre P. Thoma 2003-05-27 $11,691,000
6268228 Electrical mask identification of memory modules John Bradley Deforge, David E. Douse, Erik L. Hedberg, Susan M. Litten, Endre P. Thoma 2001-07-31 $29,242,000
6038179 Multiple repair size redundancy Cheryl Herdey, Eric Stephen Machat, Dale E. Pontius, Endre P. Thoma 2000-03-14 $26,705,000
5920222 Tunable pulse generator based on a wave pipeline Dale E. Pontius 1999-07-06 $40,075,000