Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory circuitry with auxiliary word line to obtain predictable array output when an invalid address is requested

Memory circuitry with auxiliary word line to obtain predictable array output when an invalid address is requested

US Patent 6675273 · Granted Jan 6, 2004

Estimated economic value: $7,683,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High efficiency on-chip 3D transformer structure2021
High efficiency on-chip 3D transformer structure2018
High efficiency on-chip 3D transformer structure2017
High efficiency on-chip 3D transformer structure2017
High efficiency on-chip 3D transformer structure2016
Folded conical inductor2016
High efficiency on-chip 3D transformer structure2016
High efficiency on-chip 3D transformer structure2015
Segmented guard ring structures with electrically insulated gap structures and d2015
Folded conical inductor2014
Method and apparatus for a robust embedded interface2012
Design structure and apparatus for a robust embedded interface2011