Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Compilable memory structure and test methodology for both ASIC and foundry test environments

Compilable memory structure and test methodology for both ASIC and foundry test environments

US Patent 7404125 · Granted Jul 22, 2008

Estimated economic value: $9,818,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Built-in self-test (BIST) engine configured to store a per pattern based fail st2022
Built-in self-test (BIST) engine configured to store a per pattern based fail st2021
Built-in self-test (BIST) engine configured to store a per pattern based fail st2020
Method and system for enumerating digital circuits in a system-on-a-chip (SOC)2020
Method and system for enumerating digital circuits in a system-on-a-chip (SOC)2020
Arbitration for memory diagnostics2020
Built-in self-test (BIST) engine configured to store a per pattern based fail st2020
Memory built-in self-test (MBIST) test time reduction2019
Method and system for enumerating digital circuits in a system-on-a-chip (SOC)2019
Method and system for enumerating digital circuits in a system-on-a-chip (SOC)2019
Arbitration for memory diagnostics2018
Failure analysis and repair register sharing for memory BIST2018