Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Substituting high performance and low power macros in integrated circuit chips

Substituting high performance and low power macros in integrated circuit chips

US Patent 6721927 · Granted Apr 13, 2004

Estimated economic value: $7,725,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for a robust embedded interface2012
Design structure and apparatus for a robust embedded interface2011
Compilable memory structure and test methodology for both ASIC and foundry test 2008
Method and apparatus for test and repair of marginally functional SRAM cells2007
Diagnosable scan chain2006
Variable column redundancy region boundaries in SRAM2005
Self-test architecture to implement data column redundancy in a RAM2005
Complementary two transistor ROM cell2005
Complementary two transistor ROM cell2005
Complementary two transistor ROM cell2005
Complementary two transistor ROM cell2004
Complementary two transistor ROM cell2004