| 8185371 |
Modeling full and half cycle clock variability |
Adil Bhanji, Sean Michael Carey, Jack DiLullo, Prashant D Joshi, Don Richard Rozales +1 more |
2012-05-22 |
| 8041928 |
Information handling system with real and virtual load/store instruction issue queue |
William E. Burky, Kurt A. Feiste, Dung Q. Nguyen, Balaram Sinharoy |
2011-10-18 |
| 7904661 |
Data stream prefetching in a microprocessor |
Eric Jason Fluhr, Bradly G. Frey, John B. Griswell, Jr., Hung Q. Le, Cathy May +2 more |
2011-03-08 |
| 7716427 |
Store stream prefetching in a microprocessor |
John B. Griswell, Jr., Hung Q. Le, Francis Patrick O'Connell, William J. Starke, Jeffrey A. Stuecheli |
2010-05-11 |
| 7380066 |
Store stream prefetching in a microprocessor |
John B. Griswell, Jr., Hung Q. Le, Francis Patrick O'Connell, William J. Starke, Jeffrey A. Stuecheli |
2008-05-27 |
| 7363469 |
Method and system for on-demand scratch register renaming |
Christopher M. Abernathy, William E. Burky, James Albert Van Norstrand, Jr. |
2008-04-22 |
| 7350029 |
Data stream prefetching in a microprocessor |
Eric Jason Fluhr, Bradly G. Frey, John B. Griswell, Jr., Hung Q. Le, Cathy May +2 more |
2008-03-25 |
| 7290261 |
Method and logical apparatus for rename register reallocation in a simultaneous multi-threaded (SMT) processor |
William E. Burky, Bjorn P. Christensen, Dung Q. Nguyen, David A. Schroter |
2007-10-30 |
| 6279144 |
Provably correct storage arrays |
Walter Henkels, Wei Hwang, Rajiv V. Joshi |
2001-08-21 |
| 6128722 |
Data processing system having an apparatus for exception tracking during out-of-order operation and method therefor |
Richard E. Fry, Dung Q. Nguyen |
2000-10-03 |
| 5995425 |
Design of provably correct storage arrays |
Walter Henkels, Wei Hwang, Rajiv V. Joshi |
1999-11-30 |
