{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "AMD", "item": "https://www.patentleaderboard.com/company/amd"}, {"@type": "ListItem", "position": 3, "name": "Harry J. Levinson", "item": "https://www.patentleaderboard.com/inventor/fl:ha_ln:levinson-2"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
HL

Harry J. Levinson — 78 Patents

AMD: 52 patents #129 of 9,280Top 2%
Globalfoundries: 26 patents #104 of 4,424Top 3%
Saratoga, CA: #93 of 2,933 inventorsTop 4%
California: #3,628 of 386,348 inventorsTop 1%
Overall (All Time): #23,712 of 4,157,543Top 1%
78 Patents All Time
Harry J. Levinson has been granted 78 US patents while listed as an inventor at AMD. The first was granted in 1988 and the most recent in February 2018. Harry J. Levinson ranks #23,712 of 4,157,543 US inventors in our database (top 0.57%). Patent records list Harry J. Levinson in Saratoga, CA, US.

Patents per Year

Patents granted per year, 1988 to 2018Bar chart with a peak of 11 patents in 2003.peak 111988: 1 patents19881998: 1 patents1999: 2 patents2000: 9 patents20002001: 9 patents2002: 2 patents2003: 11 patents20032004: 4 patents2005: 1 patents2006: 4 patents20062007: 1 patents2008: 1 patents2009: 1 patents20092010: 2 patents2011: 3 patents2012: 3 patents20122013: 2 patents2014: 8 patents2015: 4 patents20152016: 4 patents2017: 4 patents2018: 1 patents2018

Issued Patents All Time

Showing 1–25 of 78 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
9905552 Assist cuts disposed in dummy lines to improve metal signal cuts in active lines of a semiconductor structure Lei Yuan, Xuelian Zhu 2018-02-27 $9,035,000
9798852 Methods of design rule checking of circuit designs Lei Yuan, Jongwook Kye 2017-10-24 $9,961,000
9613177 Methods of generating circuit layouts that are to be manufactured using SADP routing techniques Lei Yuan, Soo Han Choi, Jongwook Kye 2017-04-04 $12,892,000
9547232 Pellicle with aerogel support frame Obert R. Wood, II 2017-01-17 $11,381,000
9536778 Self-aligned double patterning process for metal routing Lei Yuan, Jongwook Kye 2017-01-03 $6,197,000
9437588 Middle of-line architecture for dense library layout using M0 hand-shake Jia Zeng, Jongwook Kye 2016-09-06 $2,673,000
9431300 MOL architecture enabling ultra-regular cross couple Jia Zeng, Jongwook Kye 2016-08-30 $3,218,000
9330221 Mask-aware routing and resulting device Lei Yuan, Jongwook Kye 2016-05-03 $2,239,000
9287131 Methods of patterning line-type features using a multiple patterning process that enables the use of tighter contact enclosure spacing rules Lei Yuan, Jongwook Kye 2016-03-15 $907,000
9147653 Method for off-grid routing structures utilizing self aligned double patterning (SADP) technology Lei Yuan, Jongwook Kye 2015-09-29 $1,017,000
9093481 Method for semiconductor wafer fabrication utilizing a cleaning substrate 2015-07-28 $933,000
8966412 Methods of generating circuit layouts that are to be manufactured using SADP techniques Lei Yuan, Jongwook Kye 2015-02-24 $1,146,000
8954913 Methods of generating circuit layouts that are to be manufactured using SADP routing techniques and virtual non-mandrel mask rules Lei Yuan, Soo Han Choi, Jongwook Kye 2015-02-10 $2,183,000
8921225 Method for off-grid routing structures utilizing self aligned double patterning (SADP) technology Lei Yuan, Jongwook Kye 2014-12-30 $1,485,000
8918746 Cut mask aware contact enclosure rule for grating and cut patterning solution Lei Yuan, Jongwook Kye 2014-12-23 $2,667,000
8843869 Via insertion in integrated circuit (IC) designs Lei Yuan, Jongwook Kye 2014-09-23 $5,345,000
8839168 Self-aligned double patterning via enclosure design Jongwook Kye, Jason E. Stephens, Lei Yuan 2014-09-16 $1,458,000
8815748 Method of forming semiconductor device with multiple level patterning Thomas I. Wallow, Ryoung-Han Kim, Jongwook Kye 2014-08-26 $1,803,000
8809184 Methods of forming contacts for semiconductor devices using a local interconnect processing scheme Lei Yuan, Jin Cho, Jongwook Kye 2014-08-19 $3,461,000
8792161 Optical polarizer with nanotube array Bruno M. LaFontaine, Ryoung-Han Kim, Uzodinma Okoroanyanwu 2014-07-29 $2,012,000
8741763 Layout designs with via routing structures Yuansheng Ma, Jongwook Kye, Hidekazu Yoshida, Mahbub Rashed 2014-06-03 $2,732,000
8586269 Method for forming a high resolution resist pattern on a semiconductor wafer Uzodinma Okoroanyanwu, Ryoung-Han Kim, Thomas I. Wallow 2013-11-19 $2,505,000
8367430 Shape characterization with elliptic fourier descriptor for contact or any closed structures on the chip Yuansheng Ma, Jongwook Kye 2013-02-05 $2,421,000
8338061 Fluorine-passivated reticles for use in lithography and methods for fabricating the same Uzodinma Okoroanyanwu, Anna Tchikoulaeva, Rene Wirtz 2012-12-25
8324106 Methods for fabricating a photolithographic mask and for fabricating a semiconductor integrated circuit using such a mask Lei Yuan, Jongwook Kye 2012-12-04 $1,677,000