{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Systems and methods for suppressing parasitic plasma and reducing within-wafer non-uniformity", "item": "https://www.patentleaderboard.com/patent/9793096"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for suppressing parasitic plasma and reducing within-wafer non-uniformity

Systems and methods for suppressing parasitic plasma and reducing within-wafer non-uniformity

US Patent 9793096 · Granted Oct 17, 2017

Estimated economic value: $27,322,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process module chamber providing symmetric RF return path2025
Plasma enhanced atomic layer deposition of silicon-containing films2025
Semiconductor processing device2025
Dynamic precursor dosing for atomic layer deposition2025
Modulated atomic layer deposition2025
Modulated atomic layer deposition2025
Multi-station semiconductor processing with independently adjustable pedestals2025
Multi-station semiconductor processing with independently adjustable pedestals2025
Multi-station semiconductor processing with independently adjustable pedestals2025
Impurity reduction in silicon-containing films2025
Impurity reduction in silicon-containing films2025
Determining substrate precession with acoustic signals2025