Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sideways vias in isolation areas to contact interior layers in stacked devices

Sideways vias in isolation areas to contact interior layers in stacked devices

US Patent 12255137 · Granted Mar 18, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Double-sided integrated circuit transistor structures with depopulated bottom ch2025
Vertically spaced intra-level interconnect line metallization for integrated cir2025
Gate-all-around integrated circuit structures having necked feature2025
Integrated circuit structures having differentiated channel sizing2025
Integrated circuit structures with backside self-aligned penetrating conductive 2025
Subtractively patterned interconnect structures for integrated circuits2025
Integrated circuit structures having ultra-high conductivity global routing2025
Conductive contacts wrapped around epitaxial source or drain regions2025
SRAM with P-type access transistors and complementary field-effect transistor te2025
Co-deposition of titanium and silicon for improved silicon germanium source and 2025
Transistor gate trench engineering to decrease capacitance and resistance2025