Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stacked nanowire transistor structure with different channel geometries for stress

Stacked nanowire transistor structure with different channel geometries for stress

US Patent 11367722 · Granted Jun 21, 2022

Estimated economic value: $17,814,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Double-sided integrated circuit transistor structures with depopulated bottom ch2025
Gate-all-around integrated circuit structures having necked feature2025
Integrated circuit structures having differentiated channel sizing2025
Integrated circuit structures with backside self-aligned penetrating conductive 2025
Integrated circuit structures having ultra-high conductivity global routing2025
Conductive contacts wrapped around epitaxial source or drain regions2025
Co-deposition of titanium and silicon for improved silicon germanium source and 2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Fin shaping and integrated circuit structures resulting therefrom2025
Low germanium, high boron silicon rich capping layer for PMOS contact resistance2025
Formation of gate spacers for strained PMOS gate-all-around transistor structure2025