Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and devices integrating III-N transistor circuitry with Si transistor circuitry

Methods and devices integrating III-N transistor circuitry with Si transistor circuitry

US Patent 10453679 · Granted Oct 22, 2019

Estimated economic value: $16,310,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertically spaced intra-level interconnect line metallization for integrated cir2025
Packaging architecture with intermediate routing layers2025
Inductor and transformer semiconductor devices using hybrid bonding technology2025
Gate-to-gate isolation for stacked transistor architecture via non-selective die2025
Trench-based quantum dot devices with conductive liners2025
Monolithic chip stacking using a die with double-sided interconnect layers2025
Device, method and system to mitigate stress on hybrid bonds in a multi-tier arr2025
Plug and recess process for dual metal gate on stacked nanoribbon devices2025
SRAM with P-type access transistors and complementary field-effect transistor te2025
Co-integrated gallium nitride (GaN) and complementary metal oxide semiconductor 2025
Co-integrated gallium nitride (GaN) and complementary metal oxide semiconductor 2025
Transistor gate trench engineering to decrease capacitance and resistance2025