Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Plug and recess process for dual metal gate on stacked nanoribbon devices

Plug and recess process for dual metal gate on stacked nanoribbon devices

US Patent 12457771 · Granted Oct 28, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gate aligned fin cut for advanced integrated circuit structure fabrication2025
Integrated circuit structures having dielectric anchor void2025
Integrated circuit structures with backside self-aligned penetrating conductive 2025
Angled gate or diffusion plugs2025
SRAM with channel count contrast for greater read stability2025
Gate-all-around integrated circuit structures having backside contact with enhan2025
Topside plugs for epitaxial contact formation2025
Integrated circuit structure with recessed self-aligned deep boundary via2025
Integrated circuit structures having maximized channel sizing2025
Contact over active gate structures with uniform and conformal gate insulating c2025
Gate-to-gate isolation for stacked transistor architecture via non-selective die2025
Gate-to-gate isolation for stacked transistor architecture via non-selective die2025