{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method for direct integration of memory die to logic die without use of thru silicon vias (TSV)", "item": "https://www.patentleaderboard.com/patent/10068874"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for direct integration of memory die to logic die without use of thru silicon vias (TSV)

Method for direct integration of memory die to logic die without use of thru silicon vias (TSV)

US Patent 10068874 · Granted Sep 4, 2018

Estimated economic value: $19,235,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertically spaced intra-level interconnect line metallization for integrated cir2025
Packaging architecture with intermediate routing layers2025
Inductor and transformer semiconductor devices using hybrid bonding technology2025
Monolithic chip stacking using a die with double-sided interconnect layers2025
Device, method and system to mitigate stress on hybrid bonds in a multi-tier arr2025
SRAM with P-type access transistors and complementary field-effect transistor te2025
Microelectronic assemblies having backside die-to-package interconnects2025
Bilayer memory stacking with computer logic circuits shared between bottom and t2025
Digitally controlled lithographically-defined multi-frequency acoustic resonator2025
Gate-to-gate isolation for stacked transistor architecture via selective dielect2025
Monolithic chip stacking using a die with double-sided interconnect layers2025
Asymmetric gate structures and contacts for stacked transistors2025