Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bilayer memory stacking with computer logic circuits shared between bottom and top memory layers

Bilayer memory stacking with computer logic circuits shared between bottom and top memory layers

US Patent 12406956 · Granted Sep 2, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit interconnect structures with a metal chalcogenide liner2025
Package architecture of photonic system with vertically stacked dies having plan2025
Package architecture of scalable compute wall having compute bricks with vertica2025
Performing distributed processing using distributed memory2025
Packaging architecture with intermediate routing layers2025
Embedded dynamic random-access memory (eDRAM) to operate based on data access ch2025
Dielectric sidewall features for tuning thin film transistor (TFT) parasitics2025
Subtractively patterned interconnect structures for integrated circuits2025
Punch-through interconnect feature to couple upper electrodes of capacitors of m2025
Inductor and transformer semiconductor devices using hybrid bonding technology2025
Integrated planar transistors and memory cell array architectures2025
Three-dimensional nanoribbon-based hysteretic memory2025