Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Monolithic chip stacking using a die with double-sided interconnect layers

Monolithic chip stacking using a die with double-sided interconnect layers

US Patent 12362325 · Granted Jul 15, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Packaging architecture with intermediate routing layers2025
Photonic glass layer substrate with embedded optical structures for communicatin2025
Inductor and transformer semiconductor devices using hybrid bonding technology2025
Monolithic chip stacking using a die with double-sided interconnect layers2025
Monolithic chip stacking using a die with double-sided interconnect layers2025
Device, method and system to mitigate stress on hybrid bonds in a multi-tier arr2025
Method for collective dishing of singulated dies2025
Microelectronic assemblies having backside die-to-package interconnects2025
Bilayer memory stacking with computer logic circuits shared between bottom and t2025
Micro-LED displays including solder structures and methods2025
Digitally controlled lithographically-defined multi-frequency acoustic resonator2025
Methods for fabrication of optical structures on photonic glass layer substrates2025