| 10725755 |
Systems, apparatuses, and methods for a hardware and software system to automatically decompose a program to multiple parallel threads |
David J. Sager, Ruchira Sasanka, Ron Gabor, Shlomo Raikin, Joseph Nuzman +10 more |
2020-07-28 |
| 9672019 |
Systems, apparatuses, and methods for a hardware and software system to automatically decompose a program to multiple parallel threads |
David J. Sager, Ruchira Sasanka, Ron Gabor, Shlomo Raikin, Joseph Nuzman +10 more |
2017-06-06 |
| 9652234 |
Instruction and logic to control transfer in a partial binary translation system |
Paul Caprioli, Martin G. Dixon, Brett L. Toll, Muawya M. Al-Otoom |
2017-05-16 |
| 9558127 |
Instruction and logic for a cache prefetcher and dataless fill buffer |
Stanislav Shwartsman, Robert S. Chappell, Ronak Singhal, Ryan Carlson, Raanan Sade +2 more |
2017-01-31 |
| 9542191 |
Hardware profiling mechanism to enable page level automatic binary translation |
Paul Caprioli, Matthew C. Merten, Muawya M. Al-Otoom, Abhay S. Kanhere, Suresh Srinivas +3 more |
2017-01-10 |
| 9411739 |
System, method and apparatus for improving transactional memory (TM) throughput using TM region indicators |
Ravi Rajwar, Paul Caprioli, Muawya M. Al-Otoom |
2016-08-09 |
| 9292294 |
Detection of memory address aliasing and violations of data dependency relationships |
Muawya M. Al-Otoom, Paul Caprioli, Ryan Carlson, Ho-Seop Kim |
2016-03-22 |
| 8826257 |
Memory disambiguation hardware to support software binary translation |
Muawya M. Al-Otoom, Paul Caprioli, Abhay S. Kanhere, Arvind Krishnaswamy |
2014-09-02 |