| 12174753 |
Methods and apparatus for transferring data within hierarchical cache circuitry |
Joseph Michael Pusdesris, Klas Magnus Bruce, Jamshed Jalal, Dimitrios Kaseridis, Gurunath Ramagiri +2 more |
2024-12-24 |
| 11543994 |
Controlling access requests of request nodes |
Joseph Michael Pusdesris, Miles Robert Dooley |
2023-01-03 |
| 10725755 |
Systems, apparatuses, and methods for a hardware and software system to automatically decompose a program to multiple parallel threads |
David J. Sager, Ruchira Sasanka, Ron Gabor, Shlomo Raikin, Joseph Nuzman +10 more |
2020-07-28 |
| 9672019 |
Systems, apparatuses, and methods for a hardware and software system to automatically decompose a program to multiple parallel threads |
David J. Sager, Ruchira Sasanka, Ron Gabor, Shlomo Raikin, Joseph Nuzman +10 more |
2017-06-06 |
| 9619750 |
Method and apparatus for store dependence prediction |
Robert S. Chappell, Choon Yip Soo |
2017-04-11 |
| 9348766 |
Balanced P-LRU tree for a “multiple of 3” number of ways cache |
Adi Basel, Gur Hildesheim, Shlomo Raikin, Robert S. Chappell, Rohit Bhatia |
2016-05-24 |
| 9292294 |
Detection of memory address aliasing and violations of data dependency relationships |
Muawya M. Al-Otoom, Paul Caprioli, Ryan Carlson, Omar M. Shaikh |
2016-03-22 |
| 9244827 |
Store address prediction for memory disambiguation in a processing device |
Robert S. Chappell, Choon Yip Soo, Srikanth Srinivasan |
2016-01-26 |
| 8935678 |
Methods and apparatus to form a resilient objective instruction construct |
Youfeng Wu, Cheng Wang |
2015-01-13 |
| 8700110 |
Superconducting strip having metal coating layer and method of manufacturing the same |
Hong Soo Ha, Sang Soo Oh, Dong Woo Ha, Kyu Jung Song, Rock Kil Ko |
2014-04-15 |
| 8321840 |
Software flow tracking using multiple threads |
Vijayanand Nagarajan, Youfeng Wu, Rajiv Gupta |
2012-11-27 |
| 8156480 |
Methods and apparatus to form a resilient objective instruction construct |
Youfeng Wu, Cheng Wang |
2012-04-10 |
| 8146106 |
On-demand emulation via user-level exception handling |
Mauricio Breternitz, Youfeng Wu |
2012-03-27 |
| 8026197 |
Method and apparatus for manufacturing superconducting tape through integrated process |
Sang Soo Oh, Hong Soo Ha, Kyu Jung Song, Dong Woo Ha, Rock Kil Ko |
2011-09-27 |
| 7865885 |
Using transactional memory for precise exception handling in aggressive dynamic binary optimizations |
Youfeng Wu, Cheng Wang |
2011-01-04 |
| 7838061 |
Method and apparatus for fabricating high temperature superconducting film through auxiliary cluster beam spraying, and high temperature superconducting film fabricated using the method |
Sang Soo Oh, Kyu Jung Song, Do-Jun Youm, Sun Mi Lim, Yong Hwan Jung +3 more |
2010-11-23 |
| 7757221 |
Apparatus and method for dynamic binary translator to support precise exceptions with minimal optimization constraints |
Bixia Zheng, Cheng Wang, Mauricio Breternitz, Youfeng Wu |
2010-07-13 |
| 7694281 |
Two-pass MRET trace selection for dynamic optimization |
Cheng Wang, Bixia Zheng, Mauricio Breternitz, Youfeng Wu |
2010-04-06 |
| 5845131 |
Multiprocessor system employing an improved self-coded distributed interrupt arbitration technique |
— |
1998-12-01 |