Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Instruction and logic for a cache prefetcher and dataless fill buffer

Instruction and logic for a cache prefetcher and dataless fill buffer

US Patent 9558127 · Granted Jan 31, 2017

Estimated economic value: $9,360,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for complex multiplication2025
Region aware delta prefetcher2025
Systems for performing instructions to quickly convert and use tiles as 1D vecto2025
Joint scheduler for high bandwidth multi-shot prefetching2025
Joint scheduler for high bandwidth multi-shot prefetching2025
Methods and apparatus to perform weight and activation compression and decompres2025
De-prioritizing speculative code lines in on-chip caches2025
Systems, methods, and apparatuses to control CPU speculation for the prevention 2025
Systems and methods for performing 16-bit floating-point matrix dot product inst2025
Systems and methods to store a tile register pair to memory2025
Systems and methods of instructions to accelerate multiplication of sparse matri2025
Systems, methods, and apparatuses for matrix operations2025