| 12175167 |
Method and system for design and engineering LED fiber rollout |
Vimal Kumar, Rajesh Kumar Aggarwal |
2024-12-24 |
| 11952275 |
Methods and systems for distributed reforming of hydrocarbon fuels for enhanced hydrogen production |
Richard Scenna |
2024-04-09 |
| 9459009 |
Fuel efficient ultra-low emission and improved pattern factor colorless distributed combustion for stationary and propulsion gas turbine applications |
— |
2016-10-04 |
| 8695350 |
Fuel efficient ultra-low emission and improved pattern factor colorless distributed combustion for stationary and propulsion gas turbine applications |
— |
2014-04-15 |
| 8449860 |
Method and system for recovering sulfur in the thermal stage of a Claus reactor |
— |
2013-05-28 |
| 6035393 |
Stalling predicted prefetch to memory location identified as uncacheable using dummy stall instruction until branch speculation resolution |
Andrew F. Glew |
2000-03-07 |
| 5944817 |
Method and apparatus for implementing a set-associative branch target buffer |
Bradley D. Hoyt, Glenn Hinton, David B. Papworth, Michael A. Fetterman, Subramanian Natarajan +2 more |
1999-08-31 |
| 5903751 |
Method and apparatus for implementing a branch target buffer in CISC processor |
Bradley D. Hoyt, Glenn J. Hinton, David B. Papworth, Michael A. Fetterman, Subramanian Natarajan +2 more |
1999-05-11 |
| 5870599 |
Computer system employing streaming buffer for instruction preetching |
Glenn J. Hinton, Sunil Shenoy |
1999-02-09 |
| 5845100 |
Dual instruction buffers with a bypass bus and rotator for a decoder of multiple instructions of variable length |
Glenn J. Hinton, Chan Woo Lee |
1998-12-01 |
| 5819079 |
Instruction fetch on demand for uncacheable memory which avoids memory mapped I/O side effects in a processor with speculative instruction fetch |
Andrew F. Glew |
1998-10-06 |
| 5812839 |
Dual prediction branch system having two step of branch recovery process which activated only when mispredicted branch is the oldest instruction in the out-of-order unit |
Bradley D. Hoyt, Glenn J. Hinton, David B. Papworth, Michael A. Fetterman, Subramanian Natarajan +2 more |
1998-09-22 |
| 5768576 |
Method and apparatus for predicting and handling resolving return from subroutine instructions in a computer processor |
Bradley D. Hoyt, Glenn J. Hinton, David B. Papworth, Michael A. Fetterman, Subramanian Natarajan +2 more |
1998-06-16 |
| 5758116 |
Instruction length decoder for generating output length indicia to identity boundaries between variable length instructions |
Chan Woo Lee, Gary L. Brown, Adrian Carbine |
1998-05-26 |
| 5715428 |
Apparatus for maintaining multilevel cache hierarchy coherency in a multiprocessor computer system |
Wen-Hann Wang, Konrad K. Lai, Gurbir Singh, Michael W. Rhodehamel, Nitin V. Sarangdhar +2 more |
1998-02-03 |
| 5706492 |
Method and apparatus for implementing a set-associative branch target buffer |
Bradley D. Hoyt, Glenn Hinton, David B. Papworth, Michael A. Fetterman, Subramanian Natarajan +2 more |
1998-01-06 |
| 5694589 |
Instruction breakpoint detection apparatus for use in an out-of-order microprocessor |
Andrew F. Glew |
1997-12-02 |
| 5687338 |
Method and apparatus for maintaining a macro instruction for refetching in a pipelined processor |
Darrell D. Boggs, Robert P. Colwell, Michael A. Fetterman, Andrew F. Glew, Glenn J. Hinton +1 more |
1997-11-11 |
| 5608885 |
Method for handling instructions from a branch prior to instruction decoding in a computer which executes variable-length instructions |
Glenn J. Hinton, Chan Woo Lee |
1997-03-04 |
| 5604877 |
Method and apparatus for resolving return from subroutine instructions in a computer processor |
Bradley D. Hoyt, Glenn J. Hinton, David B. Papworth, Michael A. Fetterman, Subramanian Natarajan +2 more |
1997-02-18 |
| 5574871 |
Method and apparatus for implementing a set-associative branch target buffer |
Bradley D. Hoyt, Glenn J. Hinton, David B. Papworth, Michael A. Fetterman, Subramanian Natarajan +2 more |
1996-11-12 |